All Projects → Feuerwerk → Fpganes

Feuerwerk / Fpganes

Licence: gpl-3.0

Labels

Projects that are alternatives of or similar to Fpganes

Vunit
VUnit is a unit testing framework for VHDL/SystemVerilog
Stars: ✭ 438 (+3550%)
Mutual labels:  vhdl
I2s Interface Vhdl
A simplified i2s interface taken from OpenCores' I2S Interface. Aimed for Altera Avalon Streaming interface.
Stars: ✭ 6 (-50%)
Mutual labels:  vhdl
Openrio
Contains VHDL IP-blocks to create stand-alone RapidIO-endpoints, RapidIO-switches and RapidIO-switches with local endpoints.
Stars: ✭ 23 (+91.67%)
Mutual labels:  vhdl
Spinalhdl
Scala based HDL
Stars: ✭ 696 (+5700%)
Mutual labels:  vhdl
Sha 256 Hdl
An implementation of original SHA-256 hash function in (RTL) VHDL
Stars: ✭ 6 (-50%)
Mutual labels:  vhdl
Zedboard audio
A Audio Interface for the Zedboard
Stars: ✭ 16 (+33.33%)
Mutual labels:  vhdl
Gcvideo
GameCube Digital AV converter
Stars: ✭ 385 (+3108.33%)
Mutual labels:  vhdl
Multicomp
Simple custom computer on a FPGA
Stars: ✭ 8 (-33.33%)
Mutual labels:  vhdl
Ece368 Lab
ECE368 | Lab
Stars: ✭ 6 (-50%)
Mutual labels:  vhdl
Floating point library Jhu
VHDL for basic floating-point operations.
Stars: ✭ 22 (+83.33%)
Mutual labels:  vhdl
Cocotb
cocotb, a coroutine based cosimulation library for writing VHDL and Verilog testbenches in Python
Stars: ✭ 740 (+6066.67%)
Mutual labels:  vhdl
Ustc Tmips
Stars: ✭ 6 (-50%)
Mutual labels:  vhdl
Hashvoodoo Fpga Bitcoin Miner
HashVoodoo FPGA Bitcoin Miner
Stars: ✭ 16 (+33.33%)
Mutual labels:  vhdl
Gplgpu
GPL v3 2D/3D graphics engine in verilog
Stars: ✭ 515 (+4191.67%)
Mutual labels:  vhdl
Aes
AES-128 hardware implementation
Stars: ✭ 25 (+108.33%)
Mutual labels:  vhdl
Parallella Hw
Parallella board design files
Stars: ✭ 389 (+3141.67%)
Mutual labels:  vhdl
Nexys4ddr
Stars: ✭ 16 (+33.33%)
Mutual labels:  vhdl
Rewire
Experimental compiler for a subset of Haskell to VHDL
Stars: ✭ 10 (-16.67%)
Mutual labels:  vhdl
Nexyspsram
AXI PSRAM Controller IP for use with Digilent Nexys 4
Stars: ✭ 7 (-41.67%)
Mutual labels:  vhdl
Audioxtreamer
ASIO driver, Usb Driver, FX2LP Firmware, VHDL Fpga, Schematics & PCB Layout for the AudioXtreamer, a USB 2.0 32ch Audio/Midi interface for retrofitting into digital mixers/interfaces.
Stars: ✭ 22 (+83.33%)
Mutual labels:  vhdl

fpgaNES

This is an implementation of the Nintendo Entertainment System in an FPGA.

It is based on the development board Cyclone V GX Starter Kit by Terasic with an Altera Cyclone V on board. It features plenty of memory, an HDMI out and an analog Audio Codec. For some reason they decided to not connect the HDMI audio pins of the ADV7513 HDMI chip to the FPGA. But kindly they added solder points for the audio pins so i was able to access them trough some GPIO pins of the FPGA getting 44.1 kHz Audio directly through the HDMI connection. The hdmi video resolution is 640x480 at a framerate of 50 Hz having 2x2 display pixels per NES pixel. Beside the HDMI audio pins i soldered a NES Four Score to the GPIO-Port to simply plug/unplug the controllers to the FPGA.

The following tests are from http://wiki.nesdev.com/w/index.php/Emulator_tests.

Test Results:

CPU)

  • cpu_interrupts_v2 (5/5)
  • instr_misc (2/4) : 03-dummy_reads, 04_dummy_reads_apu
  • instr_timing (1/2) : 1-instr_timing (because illegal opcodes not supported yet)
  • instr_test-v5 (16/16) : OFFICIAL Opcodes only
  • cpu_dummy_reads (1/1)

PPU)

  • oam_read (1/1)
  • oam_stress (1/1)
  • ppu_sprite_hit (10/10)
  • ppu_open_bus (1/1)
  • ppu_vbl_nmi (10/10)
  • ppu_sprite_overflow (4/5) : 05-emulator

APU)

  • blargg_apu_2005.07.30 (10/11) : 09.reset_timing
  • apu_test (8/8)
  • apu_mixer (2/4) : noise, triangle
  • dmc_dma_during_read4 (1/5) : dma_2007_read, dma_2007_write, dma_4016_read, read_write_2007
  • square_timer_div2 (1/1)
  • test_apu_env (1/1)
  • test_apu_sweep (2/2)
  • test_apu_timers (4/4)
  • test_tri_lin_ctr (?/1) UNSURE

What works:

What works a little bit

  • Micro Machines (various glitches)
  • Battletoads (various glitches)

What is currently not implemented:

  • low / high pass filter (i added both with the equations blargg published but for some reason they don’t work)
Note that the project description data, including the texts, logos, images, and/or trademarks, for each open source project belongs to its rightful owner. If you wish to add or remove any projects, please contact us at [email protected].