GitPlanet

Cheap and reliable Node.js hosting starts at $3/month, and $1/month static HTML hosting

Created with love in Canada, visit hostnodejs.com today

Feel like to post an Ad? Learn Details
All Projects → Juniper → Open Register Design Tool

Juniper / Open Register Design Tool

Licence: apache-2.0
Tool to generate register RTL, models, and docs using SystemRDL or JSpec input

Labels

verilogfpgaedaasic

Projects that are alternatives of or similar to Open Register Design Tool

Rggen
Code generation tool for configuration and status registers
Stars: ✭ 54 (-57.14%)
Mutual labels:  verilog, fpga, eda, asic
PeakRDL-uvm
Generate UVM register model from compiled SystemRDL input
Stars: ✭ 25 (-80.16%)
Mutual labels:  asic, fpga, eda
xeda
Cross EDA Abstraction and Automation
Stars: ✭ 25 (-80.16%)
Mutual labels:  fpga, eda, verilog
Livehd
Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation
Stars: ✭ 110 (-12.7%)
Mutual labels:  verilog, fpga, asic
Aes
Verilog implementation of the symmetric block cipher AES (Advanced Encryption Standard) as specified in NIST FIPS 197. This implementation supports 128 and 256 bit keys.
Stars: ✭ 131 (+3.97%)
Mutual labels:  verilog, fpga, asic
Biriscv
32-bit Superscalar RISC-V CPU
Stars: ✭ 208 (+65.08%)
Mutual labels:  verilog, fpga, asic
Logic
CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.
Stars: ✭ 149 (+18.25%)
Mutual labels:  verilog, fpga, asic
Systemrdl Compiler
SystemRDL 2.0 language compiler front-end
Stars: ✭ 95 (-24.6%)
Mutual labels:  fpga, eda, asic
Cores
Various HDL (Verilog) IP Cores
Stars: ✭ 271 (+115.08%)
Mutual labels:  verilog, fpga, asic
Edalize
An abstraction library for interfacing EDA tools
Stars: ✭ 270 (+114.29%)
Mutual labels:  verilog, fpga, eda
PeakRDL-ipxact
Import and export IP-XACT XML register models
Stars: ✭ 21 (-83.33%)
Mutual labels:  asic, fpga, eda
Vtr Verilog To Routing
Verilog to Routing -- Open Source CAD Flow for FPGA Research
Stars: ✭ 466 (+269.84%)
Mutual labels:  verilog, fpga, eda
VGChips
Video Game custom chips reverse-engineered from silicon
Stars: ✭ 86 (-31.75%)
Mutual labels:  asic, fpga, verilog
Riscv
RISC-V CPU Core (RV32IM)
Stars: ✭ 272 (+115.87%)
Mutual labels:  verilog, fpga, asic
Clash Compiler
Haskell to VHDL/Verilog/SystemVerilog compiler
Stars: ✭ 958 (+660.32%)
Mutual labels:  verilog, fpga, asic
J1sc
A reimplementation of a tiny stack CPU
Stars: ✭ 64 (-49.21%)
Mutual labels:  verilog, fpga
Core jpeg
High throughput JPEG decoder in Verilog for FPGA
Stars: ✭ 64 (-49.21%)
Mutual labels:  verilog, fpga
Jt gng
CAPCOM arcade hardware accurately replicated on MiST and MiSTer FPGA platforms. It covers Ghosts'n Goblins, 1942, 1943, Commando, F1-Dream, GunSmoke, Tiger Road, Black Tiger, Bionic Commando, Higemaru, Street Fighter and Vulgus.
Stars: ✭ 65 (-48.41%)
Mutual labels:  verilog, fpga
Symbiflow Examples
Example designs showing different ways to use SymbiFlow toolchains.
Stars: ✭ 71 (-43.65%)
Mutual labels:  verilog, fpga
Fpga101 Workshop
FPGA 101 - Workshop materials
Stars: ✭ 54 (-57.14%)
Mutual labels:  verilog, fpga
View All Similar Projects ➔

open-register-design-tool

Ordt is a tool for automation of IC register definition and documentation. It currently supports 2 input formats:

  1. SystemRDL - a stardard register description format released by Accellera.org
  2. JSpec - a register description format used within Juniper Networks

The tool can generate several outputs from SystemRDL or JSpec, including:

  • SystemVerilog/Verilog RTL code description of registers
  • UVM model of the registers
  • C++ and python models of the registers
  • XML and text file register descriptions
  • SystemRDL and JSpec (conversion)

Easiest way to get started with ordt is to download a runnable jar from the release area.
Ordt documentation can be found here.

Note that the project description data, including the texts, logos, images, and/or trademarks, for each open source project belongs to its rightful owner. If you wish to add or remove any projects, please contact us at [email protected].