All Projects → m-labs → Milkymist

m-labs / Milkymist

Licence: other
SoC design for Milkymist One - LM32, DDR SDRAM, 2D TMU, PFPU

Labels

Projects that are alternatives of or similar to Milkymist

Hardware Cnn
A convolutional neural network implemented in hardware (verilog)
Stars: ✭ 107 (-15.75%)
Mutual labels:  verilog
Orpsoc Cores
Core description files for FuseSoC
Stars: ✭ 112 (-11.81%)
Mutual labels:  verilog
Vscode Verilog Hdl Support
Verilog HDL/SystemVerilog/Bluespec SystemVerilog support for VS Code
Stars: ✭ 120 (-5.51%)
Mutual labels:  verilog
Replace
RePlAce global placement tool
Stars: ✭ 109 (-14.17%)
Mutual labels:  verilog
Sv Tests
Test suite designed to check compliance with the SystemVerilog standard.
Stars: ✭ 108 (-14.96%)
Mutual labels:  verilog
Vscale
Verilog version of Z-scale (deprecated)
Stars: ✭ 116 (-8.66%)
Mutual labels:  verilog
Hdl checker
Repurposing existing HDL tools to help writing better code
Stars: ✭ 103 (-18.9%)
Mutual labels:  verilog
Open Register Design Tool
Tool to generate register RTL, models, and docs using SystemRDL or JSpec input
Stars: ✭ 126 (-0.79%)
Mutual labels:  verilog
Raven Picorv32
Silicon-validated SoC implementation of the PicoSoc/PicoRV32
Stars: ✭ 110 (-13.39%)
Mutual labels:  verilog
Svls
SystemVerilog language server
Stars: ✭ 119 (-6.3%)
Mutual labels:  verilog
Single instruction cycle openmips
通过学习《自己动手写CPU》,将书中实现的兼容MIPS32指令集架构的处理器——OpenMIPS(五级流水线结构),简化成单指令周期实现的处理器
Stars: ✭ 108 (-14.96%)
Mutual labels:  verilog
Livehd
Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation
Stars: ✭ 110 (-13.39%)
Mutual labels:  verilog
Connectal
Connectal is a framework for software-driven hardware development.
Stars: ✭ 117 (-7.87%)
Mutual labels:  verilog
A2o
Stars: ✭ 107 (-15.75%)
Mutual labels:  verilog
Fpganes
NES in Verilog
Stars: ✭ 119 (-6.3%)
Mutual labels:  verilog
Dreamcasthdmi
Dreamcast HDMI
Stars: ✭ 106 (-16.54%)
Mutual labels:  verilog
Vm80a
i8080 precise replica in Verilog, based on reverse engineering of real die
Stars: ✭ 114 (-10.24%)
Mutual labels:  verilog
Picorv32
PicoRV32 - A Size-Optimized RISC-V CPU
Stars: ✭ 1,856 (+1361.42%)
Mutual labels:  verilog
Displayport verilog
A Verilog implementation of DisplayPort protocol for FPGAs
Stars: ✭ 125 (-1.57%)
Mutual labels:  verilog
Surelog
SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST API.
Stars: ✭ 116 (-8.66%)
Mutual labels:  verilog

[> Milkymist(tm) System-on-Chip

This is the complete core source code and documentation for the opensource system-on-chip used in the Milkymist(tm) One video synthesizer.

For more information see http://m-labs.hk

[> Directory Structure /cores/ Cores library, with Verilog sources, test benches and documentation. /boards/ Top-level design files, constraint files and glue logic. /software/ Basic software for the SoC: libraries + BIOS. /softusb-input/ AVR firmware to implement input device support on the softusb core. /doc/ System documentation. /tools/ Small tools for developers.

[> Building tools You will need:

  • GNU Make,
  • Bourne Again Shell (bash),
  • Xilinx ISE for synthesizing the FPGA bitstream (WebPack is enough),
  • LatticeMico32 toolchain for building the SoC software,
  • AVR toolchain for building the USB firmware,
  • xxd,
  • native Clang/LLVM toolchain,
  • libGD.

[> Development For Verilog simulations, the scripts (usually Makefiles) shipped with the test benches take care of running the simulator.

Depending on the IP core, one or more of these free simulators are supported:

For firmware development, a serial console program compatible with automatic firmware loading over the serial line (SFL boot) is provided in the /tools/ directory.

[> Credits Most of the work is (C) Copyright 2007-2012 Sebastien Bourdeauducq. For this work:

  • The gateware design is licensed under GNU GPLv3. See the LICENSE.GPL file for more information.
  • The software (software/*) is licensed under GNU GPLv3, except the SDRAM initialization runtime (libHPDMC) which is under GNU LGPLv3. See LICENSE.GPL and LICENSE.LGPL.
  • The documentation is licensed under FDL. See LICENSE.FDL.

Milkymist is a trademark of Sebastien Bourdeauducq.

The SoC design uses:

  • the Mico32 soft-processor by Lattice Semiconductor. See the LICENSE.LATTICE file.
  • a modified version of wb_conbus by Johny Chi and Rudolf Usselmann. See LICENSE.LGPL.

The directory organization and build scripts were inspired by soc-lm32 by the German hackerspace Das Labor. Some of the UART and timer code also comes from there.

The software and software library include the SoftFloat IEC/IEEE Floating-point Arithmetic Package, Release 2, written by John R. Hauser. See source files headers for license.

Special thanks to the people who did significant things which made this project possible:

  • Wolfgang Spraul and Adam Wang for the manufacturing,
  • Werner Almesberger for USB, MIDI and many other improvements,
  • Michael Walle for QEMU, UrJTAG and OCD,
  • Joachim Steiger for the case design,
  • Yanjun Luo for the JTAG daughterboard design,
  • Yann Sionneau for his work on RTEMS,
  • Lattice Semiconductor for the Mico32 processor,
  • Shawn Tan for the AEMB processor (used earlier),
  • Stephen Williams for Icarus Verilog,
  • Pragmatic C Software for GPL Cver,
  • Wilson Snyder for Verilator,
  • Henry from Xilinx,
  • Das Labor for providing neat build scripts for SoCs (soc-lm32).
Note that the project description data, including the texts, logos, images, and/or trademarks, for each open source project belongs to its rightful owner. If you wish to add or remove any projects, please contact us at [email protected].