All Projects → micro-FPGA → riscv-contest-2018

micro-FPGA / riscv-contest-2018

Licence: Apache-2.0 License
RISCV SoftCPU Contest 2018

Projects that are alternatives of or similar to riscv-contest-2018

Vexriscv
A FPGA friendly 32 bit RISC-V CPU implementation
Stars: ✭ 1,041 (+7335.71%)
Mutual labels:  fpga, riscv
Fpga101 Workshop
FPGA 101 - Workshop materials
Stars: ✭ 54 (+285.71%)
Mutual labels:  fpga, riscv
Cores Swerv
SweRV EH1 core
Stars: ✭ 406 (+2800%)
Mutual labels:  fpga, riscv
F32c
A 32-bit RISC-V / MIPS ISA retargetable CPU core & SoC, 1.63 DMIPS/MHz
Stars: ✭ 338 (+2314.29%)
Mutual labels:  fpga, riscv
Neorv32
A small and customizable full-scale 32-bit RISC-V soft-core CPU and SoC written in platform-independent VHDL.
Stars: ✭ 106 (+657.14%)
Mutual labels:  fpga, riscv
Fuxi
Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.
Stars: ✭ 68 (+385.71%)
Mutual labels:  fpga, riscv
Darkriscv
opensouce RISC-V cpu core implemented in Verilog from scratch in one night!
Stars: ✭ 1,062 (+7485.71%)
Mutual labels:  fpga, riscv
Cva6
The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux
Stars: ✭ 1,144 (+8071.43%)
Mutual labels:  fpga, riscv
Cores Swerv El2
SweRV EL2 Core
Stars: ✭ 79 (+464.29%)
Mutual labels:  fpga, riscv
Ustc Rvsoc
FPGA-based RISC-V CPU+SoC.
Stars: ✭ 77 (+450%)
Mutual labels:  fpga, riscv
yarvi
Yet Another RISC-V Implementation
Stars: ✭ 59 (+321.43%)
Mutual labels:  fpga, riscv
kianRiscV
KianRISC-V! No RISC-V, no fun! RISC-V CPU with strong design rules and unittested! CPU you can trust! kianv rv32im risc-v a hdmi soc with harris computer architecture in verilog: multicycle, singlecycle and 5-stage pipelining Processor. Multicycle Soc with firmware that runs raytracer, mandelbrot, 3d hdmi gfx, dma controller, etc.....
Stars: ✭ 167 (+1092.86%)
Mutual labels:  fpga, riscv
KyogenRV
The Simple 5-staged pipeline RISC-V written in chisel3 for intel FPGA.
Stars: ✭ 37 (+164.29%)
Mutual labels:  fpga, riscv
T13x
An Extended Version of the T0x multithreaded cores, with a custom general purpose parametrized SIMD/MIMD vector coprocessor and support for 3-5 way superscalar execution. The core is pin-to-pin compatible with the RISCY cores from PULP
Stars: ✭ 28 (+100%)
Mutual labels:  riscv
pygears
HW Design: A Functional Approach
Stars: ✭ 122 (+771.43%)
Mutual labels:  fpga
JSON-for-VHDL
A JSON library implemented in VHDL.
Stars: ✭ 56 (+300%)
Mutual labels:  fpga
shapool-core
FPGA core for SHA256d mining targeting Lattice iCE40 devices.
Stars: ✭ 19 (+35.71%)
Mutual labels:  fpga
QNICE-FPGA
QNICE-FPGA is a 16-bit computer system for recreational programming built as a fully-fledged System-on-a-Chip in portable VHDL.
Stars: ✭ 51 (+264.29%)
Mutual labels:  fpga
spector
Spector: An OpenCL FPGA Benchmark Suite
Stars: ✭ 38 (+171.43%)
Mutual labels:  fpga
usbcorev
A full-speed device-side USB peripheral core written in Verilog.
Stars: ✭ 135 (+864.29%)
Mutual labels:  fpga
Note that the project description data, including the texts, logos, images, and/or trademarks, for each open source project belongs to its rightful owner. If you wish to add or remove any projects, please contact us at [email protected].