All Projects → kulp → Tenyr

kulp / Tenyr

Licence: mit
Simple, orthogonal 32-bit computer architecture and environment

Programming Languages

c
50402 projects - #5 most used programming language
assembler
53 projects

Projects that are alternatives of or similar to Tenyr

Neorv32
A small and customizable full-scale 32-bit RISC-V soft-core CPU and SoC written in platform-independent VHDL.
Stars: ✭ 106 (+341.67%)
Mutual labels:  hardware, fpga, cpu
Forth Cpu
A Forth CPU and System on a Chip, based on the J1, written in VHDL
Stars: ✭ 244 (+916.67%)
Mutual labels:  fpga, cpu, simulator
pygears
HW Design: A Functional Approach
Stars: ✭ 122 (+408.33%)
Mutual labels:  simulator, fpga, hardware
community
ROS 2 Hardware Acceleration Working Group community governance model & list of projects
Stars: ✭ 34 (+41.67%)
Mutual labels:  cpu, fpga, hardware
iceskate
A low cost FPGA development board for absolute newbies
Stars: ✭ 15 (-37.5%)
Mutual labels:  fpga, hardware
Fuxi
Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.
Stars: ✭ 68 (+183.33%)
Mutual labels:  cpu, fpga
hwt
VHDL/Verilog/SystemC code generator, simulator API written in python/c++
Stars: ✭ 145 (+504.17%)
Mutual labels:  simulator, fpga
Verilog
Repository for basic (and not so basic) Verilog blocks with high re-use potential
Stars: ✭ 296 (+1133.33%)
Mutual labels:  hardware, fpga
KRS
The Kria Robotics Stack (KRS) is a ROS 2 superset for industry, an integrated set of robot libraries and utilities to accelerate the development, maintenance and commercialization of industrial-grade robotic solutions while using adaptive computing.
Stars: ✭ 26 (+8.33%)
Mutual labels:  fpga, hardware
Riscv
RISC-V CPU Core (RV32IM)
Stars: ✭ 272 (+1033.33%)
Mutual labels:  fpga, cpu
Riscv vhdl
Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators
Stars: ✭ 356 (+1383.33%)
Mutual labels:  cpu, simulator
TART
Transient Array Radio Telescope
Stars: ✭ 20 (-16.67%)
Mutual labels:  fpga, hardware
Nontrivial Mips
NonTrivial-MIPS is a synthesizable superscalar MIPS processor with branch prediction and FPU support, and it is capable of booting linux.
Stars: ✭ 417 (+1637.5%)
Mutual labels:  fpga, cpu
QNICE-FPGA
QNICE-FPGA is a 16-bit computer system for recreational programming built as a fully-fledged System-on-a-Chip in portable VHDL.
Stars: ✭ 51 (+112.5%)
Mutual labels:  cpu, fpga
8800-simulator
A JavaScript simulator to demonstrate the front panel operations of Altair 8800.
Stars: ✭ 65 (+170.83%)
Mutual labels:  simulator, cpu
Hal
HAL – The Hardware Analyzer
Stars: ✭ 298 (+1141.67%)
Mutual labels:  hardware, fpga
Firesim
FireSim: Easy-to-use, Scalable, FPGA-accelerated Cycle-accurate Hardware Simulation in the Cloud
Stars: ✭ 415 (+1629.17%)
Mutual labels:  hardware, fpga
Pipecnn
An OpenCL-based FPGA Accelerator for Convolutional Neural Networks
Stars: ✭ 775 (+3129.17%)
Mutual labels:  hardware, fpga
TinyMIPS
The Project TinyMIPS is dedicated to enabling undergraduates to build a complete computer system from scratch.
Stars: ✭ 29 (+20.83%)
Mutual labels:  cpu, fpga
Zipcpu
A small, light weight, RISC CPU soft core
Stars: ✭ 640 (+2566.67%)
Mutual labels:  fpga, cpu

tenyr

C-language CI Coverage Status

Overview

tenyr is a 32-bit computer architecture and computing environment that focuses on simplicity of design and implementation. tenyr's tools run on Mac, *nix, Windows, and node.js via emscripten. tenyr's highly portable Verilog hardware definition has been demonstrated on Xilinx Spartan6 FPGAs and should run fine on many FPGAs while using less than 1200 LUT6-equivalents.

tenyr comprises :

tenyr's documentation is a wiki, and it keeps a changelog from v0.9.4 onward.

Note that the project description data, including the texts, logos, images, and/or trademarks, for each open source project belongs to its rightful owner. If you wish to add or remove any projects, please contact us at [email protected].