GitPlanet

Cheap and reliable Node.js hosting starts at $3/month, and $1/month static HTML hosting

Created with love in Canada, visit hostnodejs.com today

Feel like to post an Ad? Learn Details
All Projects → seldridge → Verilog

seldridge / Verilog

Licence: apache-2.0
Repository for basic (and not so basic) Verilog blocks with high re-use potential

Labels

veriloghardwarefpgartl

Projects that are alternatives of or similar to Verilog

xeda
Cross EDA Abstraction and Automation
Stars: ✭ 25 (-91.55%)
Mutual labels:  fpga, hardware, verilog
sphinxcontrib-hdl-diagrams
Sphinx Extension which generates various types of diagrams from Verilog code.
Stars: ✭ 37 (-87.5%)
Mutual labels:  fpga, rtl, verilog
cnn open
A hardware implementation of CNN, written by Verilog and synthesized on FPGA
Stars: ✭ 157 (-46.96%)
Mutual labels:  fpga, rtl, verilog
Fpga readings
Recipe for FPGA cooking
Stars: ✭ 164 (-44.59%)
Mutual labels:  verilog, fpga, rtl
hwt
VHDL/Verilog/SystemC code generator, simulator API written in python/c++
Stars: ✭ 145 (-51.01%)
Mutual labels:  fpga, rtl, verilog
SpinalDev
Docker Development Environment for SpinalHDL
Stars: ✭ 17 (-94.26%)
Mutual labels:  fpga, rtl, verilog
virtio
Virtio implementation in SystemVerilog
Stars: ✭ 38 (-87.16%)
Mutual labels:  fpga, rtl, verilog
Nyuziprocessor
GPGPU microprocessor architecture
Stars: ✭ 1,351 (+356.42%)
Mutual labels:  verilog, hardware, fpga
Fake-SDcard
Imitate SDcard using FPGAs.
Stars: ✭ 26 (-91.22%)
Mutual labels:  fpga, rtl, verilog
Hard-JPEG-LS
FPGA-based JPEG-LS image compressor.
Stars: ✭ 52 (-82.43%)
Mutual labels:  fpga, rtl, verilog
Logic
CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.
Stars: ✭ 149 (-49.66%)
Mutual labels:  verilog, fpga, rtl
blarney
Haskell library for hardware description
Stars: ✭ 81 (-72.64%)
Mutual labels:  fpga, rtl, verilog
Openfpgaduino
All open source file and project for OpenFPGAduino project
Stars: ✭ 137 (-53.72%)
Mutual labels:  verilog, hardware, fpga
vga-clock
Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.
Stars: ✭ 48 (-83.78%)
Mutual labels:  fpga, rtl, verilog
Connectal
Connectal is a framework for software-driven hardware development.
Stars: ✭ 117 (-60.47%)
Mutual labels:  verilog, hardware, fpga
gateware-ts
Hardware definition library and environment for designing and building digital hardware for FPGAs, using only open source tools
Stars: ✭ 83 (-71.96%)
Mutual labels:  fpga, hardware, verilog
Rggen
Code generation tool for configuration and status registers
Stars: ✭ 54 (-81.76%)
Mutual labels:  verilog, fpga, rtl
Ustc Rvsoc
FPGA-based RISC-V CPU+SoC.
Stars: ✭ 77 (-73.99%)
Mutual labels:  verilog, fpga, rtl
SpinalCrypto
SpinalHDL - Cryptography libraries
Stars: ✭ 36 (-87.84%)
Mutual labels:  fpga, rtl, verilog
FPGA-USB-Device
FPGA-based USB-device controller to implement USB-CDC, USB-HID, etc.
Stars: ✭ 29 (-90.2%)
Mutual labels:  fpga, rtl, verilog
View All Similar Projects ➔

Description

Repository for Verilog building blocks with a high chance of reuse across different hardware projects (e.g. debouncers, display drivers).

Most of these modules are well tested and shouldn't have issues. However, I'm generally allowing myself to upload things which may have issues.

Modules

  • button_debounce.v -- Timing-based button debouncing circuit.

  • pipeline_registers.v -- A parameterized number of pipeline registers of some depth and width. This is primarily useful as a building block for other modules.

  • pipeline_registers_set.v -- Pipeline registers (as above), but with the ability to set the value of the registers.

  • ram_infer.v -- Xilinx standard module that will infer RAM during FPGA synthesis.

  • reset.v -- Implements a "good" reset with asynchronous assertion and synchronous de-assertion.

  • sign_extender.v -- Explicit sign extender (this should be unnecessary in Verilog...)

  • sqrt_pipelined.v -- A pipelined implementation of a fixed point square root. Deprecated due to complexity and incorrect rounding.

  • sqrt_generic.v -- A refactor of sqrt_pipelined.v into a cleaner syntax. This uses implicit truncation rounding and will show a resulting bias towards negative infinity.

  • uart_rx.v -- UART receiver.

  • uart_tx.v -- UART transmitter.

  • div_pipelined.v -- Pipelined division module (largely untested)

Submodules

In an attempt at modularity, I'm now including a submodules directory which is intended to contain other repositories (of mine most likely, but not restricted as such) that are useful. These can be pulled in with:

git submodule init
git submodule update

And recursively updated with:

git submodule foreach git pull origin master
  • hdl-tools -- Basically, a dumping ground of scripts I've written that make working with HDLs easier. For example, addWavesRecursive.tcl will populate a GTKWave configuration with the module hierarchy found in a VCD file.
Note that the project description data, including the texts, logos, images, and/or trademarks, for each open source project belongs to its rightful owner. If you wish to add or remove any projects, please contact us at [email protected].