1088 Open source projects that are alternatives of or similar to Tenyr

A Forth CPU and System on a Chip, based on the J1, written in VHDL

ROS 2 Hardware Acceleration Working Group community governance model & list of projects

A small and customizable full-scale 32-bit RISC-V soft-core CPU and SoC written in platform-independent VHDL.

HW Design: A Functional Approach

Scots Army Knife for electronics

Caffe to VHDL

Connectal is a framework for software-driven hardware development.

KianRISC-V! No RISC-V, no fun! RISC-V CPU with strong design rules and unittested! CPU you can trust! kianv rv32im risc-v a hdmi soc with harris computer architecture in verilog: multicycle, singlecycle and 5-stage pipelining Processor. Multicycle Soc with firmware that runs raytracer, mandelbrot, 3d hdmi gfx, dma controller, etc.....

Managed Machine Learning Systems and Internet of Things Live Lesson

Get CPU, Memory and Network informations of the running OS and its processes

A fast and simple ARM Simulator made for education based upon Unicorn and Keystone engines

Portable games console, designed from scratch: CPU, graphics, PCB, and the kitchen sink

32-bit Superscalar RISC-V CPU

Free system monitor for OSX and macOS. See all system information at a glance in the menu bar.

Kactus2 is a graphical EDA tool based on the IP-XACT standard.

AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication

A curated list of awesome open source hardware design tools

Cross EDA Abstraction and Automation

All open source file and project for OpenFPGAduino project

The Project TinyMIPS is dedicated to enabling undergraduates to build a complete computer system from scratch.

Intel 8080-based Space Invaders arcade machine implemented on an FPGA, written in CLaSH

PlatformIO IDE for VSCode: The next generation integrated development environment for IoT

Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.

The Kria Robotics Stack (KRS) is a ROS 2 superset for industry, an integrated set of robot libraries and utilities to accelerate the development, maintenance and commercialization of industrial-grade robotic solutions while using adaptive computing.

A low cost FPGA development board for absolute newbies

An OpenCL-based FPGA Accelerator for Convolutional Neural Networks

FPGA-based RISC-V CPU+SoC.

The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux

Repository for basic (and not so basic) Verilog blocks with high re-use potential

A reimplementation of a tiny stack CPU

GPGPU microprocessor architecture

VHDL 2008/93/87 simulator

Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators

FireSim: Easy-to-use, Scalable, FPGA-accelerated Cycle-accurate Hardware Simulation in the Cloud

opensouce RISC-V cpu core implemented in Verilog from scratch in one night!

Turning .NET assemblies into FPGA hardware for faster execution and lower power usage. See the Readme and https://hastlayer.com.

Open source ultrasound processing modules and building blocks

Reference design for Lattice ECP5 FPGA. Featuring Raspberry Pi interface and 6 PMODs

Space Invaders game implemented with VHDL

A computer that uses nothing but human resources

A re-creation of a Cosmac ELF computer, Coded in SpinalHDL

The Task Parallel System Composer (TaPaSCo)

A FPGA friendly 32 bit RISC-V CPU implementation

A flexible framework for analyzing and transforming FPGA netlists. Official repository.

High-speed LaserDisc RF sampler

This repository contains iCEBreaker examples for Amaranth HDL.

Transient Array Radio Telescope

A JavaScript simulator to demonstrate the front panel operations of Altair 8800.

VHDL project to run a simple 8-bit computer very similar to the one built by Ben Eater (see https://eater.net)

PlatformIO IDE for Atom: The next generation integrated development environment for IoT

HAL – The Hardware Analyzer

RISC-V CPU Core (RV32IM)

A Just-In-Time Compiler for Verilog from VMware Research

VHDL/Verilog/SystemC code generator, simulator API written in python/c++

A MIPS CPU implemented in Verilog

Human Resource Machine - CPU Design #HRM

Hardware definition library and environment for designing and building digital hardware for FPGAs, using only open source tools

QNICE-FPGA is a 16-bit computer system for recreational programming built as a fully-fledged System-on-a-Chip in portable VHDL.

NonTrivial-MIPS is a synthesizable superscalar MIPS processor with branch prediction and FPU support, and it is capable of booting linux.

A small, light weight, RISC CPU soft core