130 Open source projects that are alternatives of or similar to rc-fpga-zcu

QEMU platform SBI support implementation, using RustSBI

A port of FreeRTOS for the RISC-V ISA

A RISC-V simulator

A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz

Global Dark Mode for ALL apps on ANY platforms.

Rocket Chip Generator

Interesting project，the Fast Real Time Operating Systems( FOS-RTOS)

32-bit RISC-V system on chip for iCE40 and ECP5 FPGAs

Lightweight and performant dynamic binary translation for RISC–V code on x86–64

Mirror; Work-in-progress software-rendering Vulkan implementation

Low-cost ECP5 FPGA development board

32-bit Superscalar RISC-V CPU

C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)

A simple RISC-V processor for use in FPGA designs.

DMA source and sink blocks for Xilinx Zynq FPGAs

RISC-V CPU Core

Multi-Platform C code Library for EVE graphics controllers from FTDI / Bridgetek (FT810, FT811, FT812, FT813, BT815, BT816, BT817, BT818)

GD32V: development platform for PlatformIO

RISC-V Software Simulation

LicheeTang 蜂鸟E203 Core

The RISC-V software tools list, as seen on riscv.org

All CPU and MCU documentation in one place

Nuclei RISC-V Software Development Kit

OpenEmbedded/Yocto layer for RISC-V Architecture

MDEPX — A BSD-style RTOS

A small and customizable full-scale 32-bit RISC-V soft-core CPU and SoC written in platform-independent VHDL.

Extendable Translating Instruction Set Simulator

v3.5 https://rcore-os.github.io/rCore-Tutorial-Book-v3/

A simple three-stage RISC-V CPU

Compact FPGA game console

Linear algebra accelerators for RISC-V (published in ICCD 17)

RISC-V Instruction Set Simulator (Built for education).

This tutorial provides one example on how a CI (Continuous Integration) workflow with the IAR Build Tools for Linux can be set up on GitHub. The IAR Build Tools on Linux are available for Arm, RISC-V and Renesas (RH850, RL78 and RX).

TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems

Bare-metal Forth implementation for RISC-V

Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog

Let's write an OS which can run on RISC-V in Rust from scratch!

opensouce RISC-V cpu core implemented in Verilog from scratch in one night!

bl_mcu_sdk is MCU software development kit provided by Bouffalo Lab Team for BL602/BL604, BL702/BL704/BL706, BL616/BL618, BL808 and other series of RISC-V based chips in the future.

Featherweight RISC-V implementation

Fast constant-time AES implementations on 32-bit architectures

Reko is a binary decompiler.

A toy operating system written in Rust on RISC V(rv32im)

A graphical processor simulator and assembly editor for the RISC-V ISA

Homebrew game for homebrew FPGA game console

Renode - Antmicro's virtual development framework for complex embedded systems

Processor core implementing the base RV32I instruction set of the RISC-V ISA

RISC-V Cores, SoC platforms and SoCs

Simple risc-v emulator, able to run linux, written in C.

An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more

Virtio implementation in SystemVerilog

RARS -- RISC-V Assembler and Runtime Simulator

hub.docker.com/repository/docker/davidburela/riscv-emulator

No-MMU Linux capable RISC-V SoC designed to be useful.

Tutorial on how to build Docker Images for the IAR Build Tools on Linux hosts. The IAR Build Tools on Linux are available for Arm, RISC-V and Renesas (RH850, RL78 and RX).

A RISC-V 32bit single-cycle CPU written in Logisim

A 32-bit RISC-V emulator in a shader (and C)

A FPGA supported RISC-V CPU with 5-stage pipeline implemented in Verilog HDL

Evaluation board for AllWinner's RISC-V 64 SoC F133/D1s

ARMv8-A/RISC-V kernel (with UEFI bootloader)