97 Open source projects that are alternatives of or similar to rust-vcd

Tool to generate register RTL, models, and docs using SystemRDL or JSpec input

Kactus2 is a graphical EDA tool based on the IP-XACT standard.

A parser for Value Change Dump (VCD) files as specified in the IEEE System Verilog 1800-2012 standard.

A day to day plan for this challenge. Covers both theoritical and practical aspects

A Python package for physyological's signals processing

Functions for easily making publication-quality figures with matplotlib.

Visualize and compare datasets, target values and associations, with one line of code.

WAL enables programmable waveform analysis.

R package that makes basic data exploration radically simple (interactive data exploration, reproducible data science)

SVUT is a simple framework to create Verilog/SystemVerilog unit tests. Just focus on your tests!

A High-performance Timing Analysis Tool for VLSI Systems

An implement of the paper of EDA for Chinese corpus.中文语料的EDA数据增强工具。NLP数据增强。论文阅读笔记。

A flexible framework for analyzing and transforming FPGA netlists. Official repository.

自动化数据探索分析和智能可视化设计应用. Automatic insights discovery and visualization for data analysis.

Python Verilog value change dump (VCD) parser library + the nifty vcdcat VCD command line pretty printer.

Beautiful visualizations of how language differs among document types.

Julia module for digital communication tools.

Is there a relationship between popularity of a given technology on Stack Overflow (SO) and Hacker News (HN)? And a few words about causality

Librería para la evaluación de calidad de datos, e interacción con el portal de datos.gov.co

A powerful, innovative and intuitive EDA tool for everyone!

Chinese NLP Data Augmentation， BERT Contextual Augmentation

Code generation tool for configuration and status registers

Generate descriptive statistics

Toolset to capture, simulate, synthesize and verify graph models

A padring generator for ASICs

edaviz - Python library for Exploratory Data Analysis and Visualization in Jupyter Notebook or Jupyter Lab

DataPrep — The easiest way to prepare data in Python

Powerful rapid automatic EDA and feature engineering library with a very easy to use API 🌟

🛠️ 📊 Tools for Exploring and Comparing Data Frames

This repository consist of a 50-day program. All the statistics required for the complete understanding of data science will be uploaded in this repository.

Functionalities in Excel translated to Python

Plugin to generate BOM + CPL files for JLCPCB, assigning LCSC part numbers directly from the plugin, query the JLCPCB parts database, lookup datasheets and much more.

Complete-Life-Cycle-of-a-Data-Science-Project

Import and export IP-XACT XML register models

A microservice project using .NET Core 2.0, DDD, CQRS, Event Sourcing, Redis and RabbitMQ

OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/

Open source process design kit for usage with SkyWater Technology Foundry's 130nm node.

Library for working with KiCAD file formats

SystemRDL 2.0 language compiler front-end

[WIP] Dockerize Synopsys/Cadence EDA tools

PCB Design Language: A programming way to design schematics.

Generate interactive and nice-looking diagrams for your PCBs!

Rsyn – An Extensible Physical Synthesis Framework

Cross EDA Abstraction and Automation

📢 Ready to learn or review your knowledge!

Gdstk (GDSII Tool Kit) is a C++/Python library for creation and manipulation of GDSII and OASIS files.

Dr. CU, VLSI Detailed Routing Tool Developed by CUHK

A C# library wrapping some of KiCad's functionallity, allowing for some features not in the software and programmatic circuit creation

Ophidian's Mirror Repository on github. https://gitlab.com/eclufsc/eda/ophidian

Yet Another VHDL tool

Kaggle에서 진행하는 경진대회의 코드를 올려둔 공간입니다.

This is a project based on the FIFA World Cup 2019 and Analyzes the Performance and Efficiency of Teams, Players, Countries and other related things using Data Analysis and Data Visualizations

Create HTML profiling reports from pandas DataFrame objects

Discover, Explore and Document your Event Driven Architectures powered by Markdown.

ggplot everything

An open source PCB editor in rust

IceChips is a library of all common discrete logic devices in Verilog

Simple and Ideal Circuit Simulation

Library for VLSI CAD Design Useful parsers and solvers' api are implemented.

Are you ready to FLIRT with your wearable data?