All Projects → rqou → yavhdl

rqou / yavhdl

Licence: BSD-2-Clause license
Yet Another VHDL tool

Programming Languages

Yacc
648 projects
rust
11053 projects
C++
36643 projects - #6 most used programming language
Lex
420 projects
VHDL
269 projects
python
139335 projects - #7 most used programming language

Projects that are alternatives of or similar to yavhdl

xeda
Cross EDA Abstraction and Automation
Stars: ✭ 25 (-13.79%)
Mutual labels:  vhdl, eda, hdl
symbolator
HDL symbol generator
Stars: ✭ 123 (+324.14%)
Mutual labels:  vhdl, hdl
vboard
Virtual development board for HDL design
Stars: ✭ 32 (+10.34%)
Mutual labels:  vhdl, hdl
act
ACT hardware description language and core tools.
Stars: ✭ 53 (+82.76%)
Mutual labels:  eda, hdl
cocotb-bus
Pre-packaged testbenching tools and reusable bus interfaces for cocotb
Stars: ✭ 20 (-31.03%)
Mutual labels:  vhdl, hdl
Edalize
An abstraction library for interfacing EDA tools
Stars: ✭ 270 (+831.03%)
Mutual labels:  vhdl, eda
Ophidian
Ophidian's Mirror Repository on github. https://gitlab.com/eclufsc/eda/ophidian
Stars: ✭ 32 (+10.34%)
Mutual labels:  vhdl, eda
kicad-jlcpcb-tools
Plugin to generate BOM + CPL files for JLCPCB, assigning LCSC part numbers directly from the plugin, query the JLCPCB parts database, lookup datasheets and much more.
Stars: ✭ 537 (+1751.72%)
Mutual labels:  eda
eventcatalog
Discover, Explore and Document your Event Driven Architectures powered by Markdown.
Stars: ✭ 392 (+1251.72%)
Mutual labels:  eda
async fifo
A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog
Stars: ✭ 117 (+303.45%)
Mutual labels:  hdl
vhdl-hdmi-out
HDMI Out VHDL code for 7-series Xilinx FPGAs
Stars: ✭ 36 (+24.14%)
Mutual labels:  vhdl
spydrnet
A flexible framework for analyzing and transforming FPGA netlists. Official repository.
Stars: ✭ 49 (+68.97%)
Mutual labels:  eda
descriptr
Generate descriptive statistics
Stars: ✭ 34 (+17.24%)
Mutual labels:  eda
SiaFpgaMiner
VHDL FPGA design of an optimized Blake2b pipeline to mine Siacoin
Stars: ✭ 58 (+100%)
Mutual labels:  vhdl
pykicad
Library for working with KiCAD file formats
Stars: ✭ 46 (+58.62%)
Mutual labels:  eda
migen-axi
AXI support for Migen/MiSoC
Stars: ✭ 21 (-27.59%)
Mutual labels:  hdl
Simulacra
Simple and Ideal Circuit Simulation
Stars: ✭ 12 (-58.62%)
Mutual labels:  eda
wal
WAL enables programmable waveform analysis.
Stars: ✭ 36 (+24.14%)
Mutual labels:  eda
Limbo
Library for VLSI CAD Design Useful parsers and solvers' api are implemented.
Stars: ✭ 84 (+189.66%)
Mutual labels:  eda
OpenNAS
OpenN@S: Open-source software to NAS automatic VHDL code generation
Stars: ✭ 15 (-48.28%)
Mutual labels:  vhdl

Yet Another VHDL tool

This is yet another attempt to build an open-source VHDL (IEEE 1076-2008) tool that performs parsing, semantic analysis, and elaboration. The goal is to at some point in the future integrate this with the yosys HDL synthesis tool.

Current status

The initial parser is complete. Semantic analysis is being brainstormed.

License

Copyright (c) 2016-2017, Robert Ou <[email protected]>
All rights reserved.

Redistribution and use in source and binary forms, with or without
modification, are permitted provided that the following conditions are met:

1. Redistributions of source code must retain the above copyright notice,
   this list of conditions and the following disclaimer.
2. Redistributions in binary form must reproduce the above copyright notice,
   this list of conditions and the following disclaimer in the documentation
   and/or other materials provided with the distribution.

THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
Note that the project description data, including the texts, logos, images, and/or trademarks, for each open source project belongs to its rightful owner. If you wish to add or remove any projects, please contact us at [email protected].