PeakRDL-uvmGenerate UVM register model from compiled SystemRDL input
Stars: ✭ 25 (-73.68%)
Mutual labels: asic, fpga, eda
PeakRDL-ipxactImport and export IP-XACT XML register models
Stars: ✭ 21 (-77.89%)
Mutual labels: asic, fpga, eda
RggenCode generation tool for configuration and status registers
Stars: ✭ 54 (-43.16%)
Mutual labels: fpga, eda, asic
Open Register Design ToolTool to generate register RTL, models, and docs using SystemRDL or JSpec input
Stars: ✭ 126 (+32.63%)
Mutual labels: fpga, eda, asic
DFiantDFiant: A Dataflow Hardware Descripition Language
Stars: ✭ 21 (-77.89%)
Mutual labels: asic, fpga
EdalizeAn abstraction library for interfacing EDA tools
Stars: ✭ 270 (+184.21%)
Mutual labels: fpga, eda
VunitVUnit is a unit testing framework for VHDL/SystemVerilog
Stars: ✭ 438 (+361.05%)
Mutual labels: fpga, asic
CoresVarious HDL (Verilog) IP Cores
Stars: ✭ 271 (+185.26%)
Mutual labels: fpga, asic
Kactus2devKactus2 is a graphical EDA tool based on the IP-XACT standard.
Stars: ✭ 82 (-13.68%)
Mutual labels: fpga, eda
Embedded Neural Network collection of works aiming at reducing model sizes or the ASIC/FPGA accelerator for machine learning
Stars: ✭ 495 (+421.05%)
Mutual labels: fpga, asic
Riscv Cores ListRISC-V Cores, SoC platforms and SoCs
Stars: ✭ 471 (+395.79%)
Mutual labels: fpga, asic
FusesocPackage manager and build abstraction tool for FPGA/ASIC development
Stars: ✭ 607 (+538.95%)
Mutual labels: fpga, eda
pygearsHW Design: A Functional Approach
Stars: ✭ 122 (+28.42%)
Mutual labels: asic, fpga
VGChipsVideo Game custom chips reverse-engineered from silicon
Stars: ✭ 86 (-9.47%)
Mutual labels: asic, fpga
ice-chips-verilogIceChips is a library of all common discrete logic devices in Verilog
Stars: ✭ 78 (-17.89%)
Mutual labels: fpga, eda
RiscvRISC-V CPU Core (RV32IM)
Stars: ✭ 272 (+186.32%)
Mutual labels: fpga, asic
riscv-cores-listRISC-V Cores, SoC platforms and SoCs
Stars: ✭ 651 (+585.26%)
Mutual labels: asic, fpga
spydrnetA flexible framework for analyzing and transforming FPGA netlists. Official repository.
Stars: ✭ 49 (-48.42%)
Mutual labels: fpga, eda
Vtr Verilog To RoutingVerilog to Routing -- Open Source CAD Flow for FPGA Research
Stars: ✭ 466 (+390.53%)
Mutual labels: fpga, eda
