GitPlanet

Cheap and reliable Node.js hosting starts at $3/month, and $1/month static HTML hosting

Created with love in Canada, visit hostnodejs.com today

Feel like to post an Ad? Learn Details
All Projects → The-OpenROAD-Project → OpenROAD-flow-scripts

The-OpenROAD-Project / OpenROAD-flow-scripts

Licence: other
OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/

Programming Languages

Verilog
626 projects
SourcePawn
201 projects
tcl
693 projects
python
139335 projects - #7 most used programming language
Makefile
30231 projects
shell
77523 projects

Labels

edartlverilogdefgdsiitiming-analysisopenroadlefopendb-database

Projects that are alternatives of or similar to OpenROAD-flow-scripts

Openroad
OpenROAD's unified application implementing an RTL-to-GDS Flow
Stars: ✭ 270 (+117.74%)
Mutual labels:  eda, rtl, verilog
Rggen
Code generation tool for configuration and status registers
Stars: ✭ 54 (-56.45%)
Mutual labels:  eda, rtl, verilog
OpenLane
OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen, Fault and custom methodology scripts for design exploration and optimization.
Stars: ✭ 548 (+341.94%)
Mutual labels:  rtl, verilog, openroad
Edalize
An abstraction library for interfacing EDA tools
Stars: ✭ 270 (+117.74%)
Mutual labels:  eda, verilog
gdstk
Gdstk (GDSII Tool Kit) is a C++/Python library for creation and manipulation of GDSII and OASIS files.
Stars: ✭ 171 (+37.9%)
Mutual labels:  eda, gdsii
wal
WAL enables programmable waveform analysis.
Stars: ✭ 36 (-70.97%)
Mutual labels:  eda, rtl
Vtr Verilog To Routing
Verilog to Routing -- Open Source CAD Flow for FPGA Research
Stars: ✭ 466 (+275.81%)
Mutual labels:  eda, verilog
Ophidian
Ophidian's Mirror Repository on github. https://gitlab.com/eclufsc/eda/ophidian
Stars: ✭ 32 (-74.19%)
Mutual labels:  eda, verilog
xeda
Cross EDA Abstraction and Automation
Stars: ✭ 25 (-79.84%)
Mutual labels:  eda, verilog
Open Register Design Tool
Tool to generate register RTL, models, and docs using SystemRDL or JSpec input
Stars: ✭ 126 (+1.61%)
Mutual labels:  eda, verilog
Skywater Pdk
Open source process design kit for usage with SkyWater Technology Foundry's 130nm node.
Stars: ✭ 1,765 (+1323.39%)
Mutual labels:  eda, openroad
Opentimer
A High-performance Timing Analysis Tool for VLSI Systems
Stars: ✭ 213 (+71.77%)
Mutual labels:  eda, verilog
Fpga readings
Recipe for FPGA cooking
Stars: ✭ 164 (+32.26%)
Mutual labels:  rtl, verilog
Logic
CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.
Stars: ✭ 149 (+20.16%)
Mutual labels:  rtl, verilog
gdsfactory
Python package to generate GDS layouts.
Stars: ✭ 38 (-69.35%)
Mutual labels:  eda, gdsii
Chisel3
Chisel 3: A Modern Hardware Design Language
Stars: ✭ 2,290 (+1746.77%)
Mutual labels:  rtl, verilog
Sv Tests
Test suite designed to check compliance with the SystemVerilog standard.
Stars: ✭ 108 (-12.9%)
Mutual labels:  rtl, verilog
Darkriscv
opensouce RISC-V cpu core implemented in Verilog from scratch in one night!
Stars: ✭ 1,062 (+756.45%)
Mutual labels:  rtl, verilog
Ustc Rvsoc
FPGA-based RISC-V CPU+SoC.
Stars: ✭ 77 (-37.9%)
Mutual labels:  rtl, verilog
vga-clock
Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.
Stars: ✭ 48 (-61.29%)
Mutual labels:  rtl, verilog
View All Similar Projects ➔

OpenROAD Flow

Build Status Docs

OpenROAD Flow is a full RTL-to-GDS flow built entirely on open-source tools. The project aims for automated, no-human-in-the-loop digital circuit design with 24-hour turnaround time.

Using the Flow

Citing this Work

If you use this software in any published work, we would appreciate a citation! Please use the following references:

@article{ajayi2019openroad,
  title={OpenROAD: Toward a Self-Driving, Open-Source Digital Layout Implementation Tool Chain},
  author={Ajayi, T and Blaauw, D and Chan, TB and Cheng, CK and Chhabria, VA and Choo, DK and Coltella, M and Dobre, S and Dreslinski, R and Foga{\c{c}}a, M and others},
  journal={Proc. GOMACTECH},
  pages={1105--1110},
  year={2019}
}

A copy of this paper is available here (PDF).

@inproceedings{ajayi2019toward,
  title={Toward an open-source digital flow: First learnings from the openroad project},
  author={Ajayi, Tutu and Chhabria, Vidya A and Foga{\c{c}}a, Mateus and Hashemi, Soheil and Hosny, Abdelrahman and Kahng, Andrew B and Kim, Minsoo and Lee, Jeongsup and Mallappa, Uday and Neseem, Marina and others},
  booktitle={Proceedings of the 56th Annual Design Automation Conference 2019},
  pages={1--4},
  year={2019}
}

A copy of this paper is available here (PDF).

If you like the tools, please give us a star on our GitHub repos!

License

The OpenROAD-flow-scripts repository (build and run scripts) has a BSD 3-Clause License. The flow relies on several tools, platforms and designs that each have their own licenses:

  • Find the tool license at: OpenROAD-flow-scripts/tools/{tool}/ or OpenROAD-flow-scripts/tools/OpenROAD/src/{tool}/.
  • Find the platform license at: OpenROAD-flow-scripts/flow/platforms/{platform}/.
  • Find the design license at: OpenROAD-flow-scripts/flow/designs/src/{design}/.
Note that the project description data, including the texts, logos, images, and/or trademarks, for each open source project belongs to its rightful owner. If you wish to add or remove any projects, please contact us at [email protected].