All Projects → SystemRDL → PeakRDL-ipxact

SystemRDL / PeakRDL-ipxact

Licence: GPL-3.0 license
Import and export IP-XACT XML register models

Programming Languages

python
139335 projects - #7 most used programming language
shell
77523 projects

Projects that are alternatives of or similar to PeakRDL-ipxact

Open Register Design Tool
Tool to generate register RTL, models, and docs using SystemRDL or JSpec input
Stars: ✭ 126 (+500%)
Mutual labels:  asic, fpga, eda
Systemrdl Compiler
SystemRDL 2.0 language compiler front-end
Stars: ✭ 95 (+352.38%)
Mutual labels:  asic, fpga, eda
Rggen
Code generation tool for configuration and status registers
Stars: ✭ 54 (+157.14%)
Mutual labels:  asic, fpga, eda
PeakRDL-uvm
Generate UVM register model from compiled SystemRDL input
Stars: ✭ 25 (+19.05%)
Mutual labels:  asic, fpga, eda
Cva6
The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux
Stars: ✭ 1,144 (+5347.62%)
Mutual labels:  asic, fpga
Clash Compiler
Haskell to VHDL/Verilog/SystemVerilog compiler
Stars: ✭ 958 (+4461.9%)
Mutual labels:  asic, fpga
Livehd
Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation
Stars: ✭ 110 (+423.81%)
Mutual labels:  asic, fpga
Aes
Verilog implementation of the symmetric block cipher AES (Advanced Encryption Standard) as specified in NIST FIPS 197. This implementation supports 128 and 256 bit keys.
Stars: ✭ 131 (+523.81%)
Mutual labels:  asic, fpga
Vunit
VUnit is a unit testing framework for VHDL/SystemVerilog
Stars: ✭ 438 (+1985.71%)
Mutual labels:  asic, fpga
Skywater Pdk
Open source process design kit for usage with SkyWater Technology Foundry's 130nm node.
Stars: ✭ 1,765 (+8304.76%)
Mutual labels:  asic, eda
Logic
CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.
Stars: ✭ 149 (+609.52%)
Mutual labels:  asic, fpga
Embedded Neural Network
collection of works aiming at reducing model sizes or the ASIC/FPGA accelerator for machine learning
Stars: ✭ 495 (+2257.14%)
Mutual labels:  asic, fpga
awesome-hwd-tools
A curated list of awesome open source hardware design tools
Stars: ✭ 42 (+100%)
Mutual labels:  asic, fpga
Axi
AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
Stars: ✭ 227 (+980.95%)
Mutual labels:  asic, fpga
padring
A padring generator for ASICs
Stars: ✭ 19 (-9.52%)
Mutual labels:  asic, eda
Riscv Cores List
RISC-V Cores, SoC platforms and SoCs
Stars: ✭ 471 (+2142.86%)
Mutual labels:  asic, fpga
riscv-cores-list
RISC-V Cores, SoC platforms and SoCs
Stars: ✭ 651 (+3000%)
Mutual labels:  asic, fpga
Cores
Various HDL (Verilog) IP Cores
Stars: ✭ 271 (+1190.48%)
Mutual labels:  asic, fpga
Riscv
RISC-V CPU Core (RV32IM)
Stars: ✭ 272 (+1195.24%)
Mutual labels:  asic, fpga
Biriscv
32-bit Superscalar RISC-V CPU
Stars: ✭ 208 (+890.48%)
Mutual labels:  asic, fpga

Documentation Status build Coverage Status PyPI - Python Version

PeakRDL-ipxact

This package implements IP-XACT import and export for the PeakRDL toolchain.

  • Export: Convert compiled SystemRDL input into IP-XACT XML
  • Import: Read an IP-XACT file and import it into the systemrdl-compiler namespace

For the command line tool, see the PeakRDL project.

Documentation

See the PeakRDL-ipxact Documentation for more details

Note that the project description data, including the texts, logos, images, and/or trademarks, for each open source project belongs to its rightful owner. If you wish to add or remove any projects, please contact us at [email protected].