GitPlanet

Cheap and reliable Node.js hosting starts at $3/month, and $1/month static HTML hosting

Created with love in Canada, visit hostnodejs.com today

Feel like to post an Ad? Learn Details
All Projects → DoctorWkt → CSCvon8

DoctorWkt / CSCvon8

Licence: GPL-3.0 license
A crazy small 8-bit CPU built with only seventeen 7400-series chips.

Programming Languages

perl
6916 projects
Verilog
626 projects
Makefile
30231 projects
shell
77523 projects

Labels

cpuverilogttlalu7400

Projects that are alternatives of or similar to CSCvon8

CSCv2
Version 2 of my Crazy Small CPU
Stars: ✭ 53 (-38.37%)
Mutual labels:  cpu, alu, 7400
Hrm Cpu
Human Resource Machine - CPU Design #HRM
Stars: ✭ 43 (-50%)
Mutual labels:  cpu, verilog
Mips Cpu
A MIPS CPU implemented in Verilog
Stars: ✭ 38 (-55.81%)
Mutual labels:  cpu, verilog
J1sc
A reimplementation of a tiny stack CPU
Stars: ✭ 64 (-25.58%)
Mutual labels:  cpu, verilog
R8051
8051 soft CPU core. 700-lines statements for 111 instructions . Fully synthesizable Verilog-2001 core.
Stars: ✭ 70 (-18.6%)
Mutual labels:  cpu, verilog
Zipcpu
A small, light weight, RISC CPU soft core
Stars: ✭ 640 (+644.19%)
Mutual labels:  cpu, verilog
Darkriscv
opensouce RISC-V cpu core implemented in Verilog from scratch in one night!
Stars: ✭ 1,062 (+1134.88%)
Mutual labels:  cpu, verilog
Riscv
RISC-V CPU Core (RV32IM)
Stars: ✭ 272 (+216.28%)
Mutual labels:  cpu, verilog
E200 opensource
This repository hosts the project for open-source hummingbird E203 RISC processor Core.
Stars: ✭ 1,909 (+2119.77%)
Mutual labels:  cpu, verilog
Biriscv
32-bit Superscalar RISC-V CPU
Stars: ✭ 208 (+141.86%)
Mutual labels:  cpu, verilog
COExperiment Repo
支持 45 条 MIPS 指令的单周期处理器 -- 计算机组成原理实验 NUAA Spring 2017
Stars: ✭ 23 (-73.26%)
Mutual labels:  cpu, verilog
Vexriscv
A FPGA friendly 32 bit RISC-V CPU implementation
Stars: ✭ 1,041 (+1110.47%)
Mutual labels:  cpu, verilog
Ustc Rvsoc
FPGA-based RISC-V CPU+SoC.
Stars: ✭ 77 (-10.47%)
Mutual labels:  cpu, verilog
kianRiscV
KianRISC-V! No RISC-V, no fun! RISC-V CPU with strong design rules and unittested! CPU you can trust! kianv rv32im risc-v a hdmi soc with harris computer architecture in verilog: multicycle, singlecycle and 5-stage pipelining Processor. Multicycle Soc with firmware that runs raytracer, mandelbrot, 3d hdmi gfx, dma controller, etc.....
Stars: ✭ 167 (+94.19%)
Mutual labels:  cpu, verilog
ARM9-compatible-soft-CPU-core
This ARMv4-compatible CPU core is written in synthesiable verilog.It could launch uCLinux and Linux in MODELSIM. It has high Dhrystone benchmark value: 1.2 DMIPS/MHz. It could be utilized in your FPGA design as one submodule, if you master the interface of this .v file. This IP core is very compact. It is one .v file and has only less 1800 lines.
Stars: ✭ 42 (-51.16%)
Mutual labels:  cpu, verilog
ccpu
A 8-bit computer made of 74xx series logic gates and memory ICs.
Stars: ✭ 31 (-63.95%)
Mutual labels:  cpu
EDSAC
FPGA Verilog implementation of 1949 EDSAC Computer with animated tape reader, panel, teleprinter and CRT scope
Stars: ✭ 28 (-67.44%)
Mutual labels:  verilog
vim-hdl
Vim plugin to aid VHDL development (for LSP, see https://github.com/suoto/hdl_checker)
Stars: ✭ 59 (-31.4%)
Mutual labels:  verilog
cpuwhat
Nim utilities for advanced CPU operations: CPU identification, ISA extension detection, bindings to assorted intrinsics
Stars: ✭ 25 (-70.93%)
Mutual labels:  cpu
ModernOperatingSystems AndrewTanenbaum
My notes after reading 'Modern Operating Systems' book by Andrew Tanenbaum and Herbert Bos.
Stars: ✭ 71 (-17.44%)
Mutual labels:  cpu
View All Similar Projects ➔

CSCvon8: 8-bit von Neumann Crazy Small CPU

This repository holds the files for my 8-bit "big brother" CPU to the 4-bit Crazy Small CPU. This is a von Neumann style CPU designed with 7400-style logic chips, 32K of RAM, 32K of ROM and a UART. The CPU requires only seventeen chips, not including the clock circuitry. A short video is here.

The overall design of the CPU is covered in Docs/CSCvon8_design.md. Also read the getting started guide and the guide to building the PCB version.

As at the 18th May 2019 I have the CPU running solidly at 3.57MHz on the PCBs that I ordered from the PCB design in the Schematics folder. I've kept a journal with details of my progress from the initial design phase through to the successful build.

The files and folders in this repository are:

  • Docs, documents on the design and how to use the tools below
  • Examples, example programs for the CPU
  • Schematic, a KiCad schematic of the CPU
  • cas, the assembler for the CPU
  • clc, a very crude compiler that outputs assembly that can be given to cas
  • csim, a simulator of the CPU written in Perl
  • disasm, a tool to disassemble the instruction ROM contents
  • gen_alu, a program to generate the contents of the ALU ROM
  • gen_ucode, a program to generate the contents of the Decode ROM
  • journal.txt, my running journal of the design and implementation of CSCvon8

There is also a Verilog version with the top-level file being ttlcsvon8.v, the testbench is icarus_tb.v and the Makefile will build and run the Verilog testbench. Some notes on this implementation are in the Docs/implementation_notes.md file.

Note that the project description data, including the texts, logos, images, and/or trademarks, for each open source project belongs to its rightful owner. If you wish to add or remove any projects, please contact us at [email protected].