gatecat / Csi2rx
Licence: mit
Open Source 4k CSI-2 Rx core for Xilinx FPGAs
Projects that are alternatives of or similar to Csi2rx
symbolatorHDL symbol generator
Stars: ✭ 123 (-53.76%)
Mutual labels: vhdl
mathUseful m-scripts for DSP (CIC, FIR, FFT, Fast convolution, Partial Filters etc.)
Stars: ✭ 15 (-94.36%)
Mutual labels: vhdl
dockerScripts to build and use docker images including GHDL
Stars: ✭ 27 (-89.85%)
Mutual labels: vhdl
JSON-for-VHDLA JSON library implemented in VHDL.
Stars: ✭ 56 (-78.95%)
Mutual labels: vhdl
PoC-ExamplesThis repository contains synthesizable examples which use the PoC-Library.
Stars: ✭ 27 (-89.85%)
Mutual labels: vhdl
CryptoHDLA list of VHDL codes implementing cryptographic algorithms
Stars: ✭ 14 (-94.74%)
Mutual labels: vhdl
noasicAn open-source VHDL library for FPGA design.
Stars: ✭ 27 (-89.85%)
Mutual labels: vhdl
simple-riscvA simple three-stage RISC-V CPU
Stars: ✭ 14 (-94.74%)
Mutual labels: vhdl
QNICE-FPGAQNICE-FPGA is a 16-bit computer system for recreational programming built as a fully-fledged System-on-a-Chip in portable VHDL.
Stars: ✭ 51 (-80.83%)
Mutual labels: vhdl
fpga puf🔑 Technology-agnostic Physical Unclonable Function (PUF) hardware module for any FPGA.
Stars: ✭ 44 (-83.46%)
Mutual labels: vhdl
cocotb-busPre-packaged testbenching tools and reusable bus interfaces for cocotb
Stars: ✭ 20 (-92.48%)
Mutual labels: vhdl
pyarch🔌 Hardware Abstraction Library in Python
Stars: ✭ 15 (-94.36%)
Mutual labels: vhdl
hwtVHDL/Verilog/SystemC code generator, simulator API written in python/c++
Stars: ✭ 145 (-45.49%)
Mutual labels: vhdl
pyVHDLParserStreaming based VHDL parser.
Stars: ✭ 51 (-80.83%)
Mutual labels: vhdl
intfftkFully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source language - VHDL / Verilog). GNU GPL 3.0.
Stars: ✭ 43 (-83.83%)
Mutual labels: vhdl
mrisc32-a1A pipelined, in-order, scalar VHDL implementation of the MRISC32 ISA
Stars: ✭ 21 (-92.11%)
Mutual labels: vhdl
getting-startedList of ideas for getting started with TimVideos projects
Stars: ✭ 50 (-81.2%)
Mutual labels: vhdl
Opl3 fpgaReverse engineered SystemVerilog RTL version of the Yamaha OPL3 (YMF262) FM Synthesizer
Stars: ✭ 255 (-4.14%)
Mutual labels: vhdl
SmartVHDLSublimeText Plugin for VHDL (highlight, autocompletion, navigation, ...)
Stars: ✭ 12 (-95.49%)
Mutual labels: vhdl
vcdVCD file (Value Change Dump) command line viewer
Stars: ✭ 40 (-84.96%)
Mutual labels: vhdl
MIPI CSI-2 IP Cores
The vhdl_rx folder contains a tried-and-tested high performance CSI-2 receiver core in VHDL. This can handle 4k video at over 30fps (most likely 60fps with a suitable camera module). This has been tested with the OV13850 camera module with a Xilinx Kintex-7 FPGA. It is currently limited to a 4-lane and 10bpp without modification, other parameters such as timing can be modified at compile time. Also in this folder are an example project and some miscellaneous VHDL support IP such as an AXI-4 framebuffer controller.
The verilog_cores contains work-in-progress CSI-2 transmit and receive cores in Verilog. These are designed to be more flexible and run on a variety of platforms. The first target will be 640x480 video using a Raspberry Pi camera with an iCE40 FPGA.
All cores are licensed under the MIT License, see LICENSE for details.
Note that the project description data, including the texts, logos, images, and/or trademarks,
for each open source project belongs to its rightful owner.
If you wish to add or remove any projects, please contact us at
[email protected].
