cocotb-bus
The new home of the cocotb project's pre-packaged testbenching tools and reusable bus interfaces.
cocotb / cocotb-bus
Licence: other
Pre-packaged testbenching tools and reusable bus interfaces for cocotb
Stars: ✭ 20
Programming Languages
Projects that are alternatives of or similar to cocotb-bus
docker
Scripts to build and use docker images including GHDL
Stars: ✭ 27 (+35%)
Mutual labels: vhdl, verilog, testbench
verilog-vcd-parser
A parser for Value Change Dump (VCD) files as specified in the IEEE System Verilog 1800-2012 standard.
Stars: ✭ 46 (+130%)
Mutual labels: vhdl, verilog
vscode-terosHDL
VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!
Stars: ✭ 325 (+1525%)
Mutual labels: vhdl, verilog
gateware-ts
Hardware definition library and environment for designing and building digital hardware for FPGAs, using only open source tools
Stars: ✭ 83 (+315%)
Mutual labels: verilog, hdl
hdl-tools
Facilitates building open source tools for working with hardware description languages (HDLs)
Stars: ✭ 56 (+180%)
Mutual labels: verilog, hdl
sphinxcontrib-hdl-diagrams
Sphinx Extension which generates various types of diagrams from Verilog code.
Stars: ✭ 37 (+85%)
Mutual labels: verilog, hdl
vim-hdl
Vim plugin to aid VHDL development (for LSP, see https://github.com/suoto/hdl_checker)
Stars: ✭ 59 (+195%)
Mutual labels: vhdl, verilog
SpinalDev
Docker Development Environment for SpinalHDL
Stars: ✭ 17 (-15%)
Mutual labels: vhdl, verilog
fpga-docker
Tools for running FPGA vendor toolchains with Docker
Stars: ✭ 54 (+170%)
Mutual labels: vhdl, verilog
Degate
Open source software for chip reverse engineering.
Stars: ✭ 156 (+680%)
Mutual labels: vhdl, verilog
Tinytpu
Implementation of a Tensor Processing Unit for embedded systems and the IoT.
Stars: ✭ 153 (+665%)
Mutual labels: vhdl, verilog
formal hw verification
Trying to verify Verilog/VHDL designs with formal methods and tools
Stars: ✭ 32 (+60%)
Mutual labels: vhdl, verilog
Awesome Open Hardware Verification
A List of Free and Open Source Hardware Verification Tools and Frameworks
Stars: ✭ 103 (+415%)
Mutual labels: vhdl, verilog
Hdl checker
Repurposing existing HDL tools to help writing better code
Stars: ✭ 103 (+415%)
Mutual labels: vhdl, verilog
async fifo
A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog
Stars: ✭ 117 (+485%)
Mutual labels: verilog, hdl
Note that the project description data, including the texts, logos, images, and/or trademarks,
for each open source project belongs to its rightful owner.
If you wish to add or remove any projects, please contact us at [email protected].