GitPlanet

Cheap and reliable Node.js hosting starts at $3/month, and $1/month static HTML hosting

Created with love in Canada, visit hostnodejs.com today

Feel like to post an Ad? Learn Details
All Projects → ZipCPU → dbgbus

ZipCPU / dbgbus

Licence: other
A collection of debugging busses developed and presented at zipcpu.com

Programming Languages

Verilog
626 projects
C++
36643 projects - #6 most used programming language
Makefile
30231 projects
c
50402 projects - #5 most used programming language
shell
77523 projects

Labels

verilogdebugging-toolswishbonefgpaverilatorwishbone-bus

Projects that are alternatives of or similar to dbgbus

wbi2c
Wishbone controlled I2C controllers
Stars: ✭ 25 (+4.17%)
Mutual labels:  verilog, verilator, wishbone-bus
s6soc
CMod-S6 SoC
Stars: ✭ 30 (+25%)
Mutual labels:  wishbone, verilator, wishbone-bus
openarty
An Open Source configuration of the Arty platform
Stars: ✭ 93 (+287.5%)
Mutual labels:  wishbone, verilator, wishbone-bus
hdl-tools
Facilitates building open source tools for working with hardware description languages (HDLs)
Stars: ✭ 56 (+133.33%)
Mutual labels:  verilog, verilator
vboard
Virtual development board for HDL design
Stars: ✭ 32 (+33.33%)
Mutual labels:  verilog, verilator
svut
SVUT is a simple framework to create Verilog/SystemVerilog unit tests. Just focus on your tests!
Stars: ✭ 48 (+100%)
Mutual labels:  verilog, verilator
virtio
Virtio implementation in SystemVerilog
Stars: ✭ 38 (+58.33%)
Mutual labels:  verilog, verilator
rules verilator
Bazel build rules for Verilator
Stars: ✭ 14 (-41.67%)
Mutual labels:  verilog, verilator
dblclockfft
A configurable C++ generator of pipelined Verilog FFT cores
Stars: ✭ 147 (+512.5%)
Mutual labels:  verilog, verilator
dpll
A collection of phase locked loop (PLL) related projects
Stars: ✭ 55 (+129.17%)
Mutual labels:  verilog, verilator
Ridecore
RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL.
Stars: ✭ 199 (+729.17%)
Mutual labels:  verilog
Piccolo
RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)
Stars: ✭ 200 (+733.33%)
Mutual labels:  verilog
Fpu
synthesiseable ieee 754 floating point library in verilog
Stars: ✭ 214 (+791.67%)
Mutual labels:  verilog
Fpga Litecoin Miner
A litecoin scrypt miner implemented with FPGA on-chip memory.
Stars: ✭ 245 (+920.83%)
Mutual labels:  verilog
Verilog Generator Of Neural Net Digit Detector For Fpga
Verilog Generator of Neural Net Digit Detector for FPGA
Stars: ✭ 187 (+679.17%)
Mutual labels:  verilog
Opentimer
A High-performance Timing Analysis Tool for VLSI Systems
Stars: ✭ 213 (+787.5%)
Mutual labels:  verilog
Basejump stl
BaseJump STL: A Standard Template Library for SystemVerilog
Stars: ✭ 179 (+645.83%)
Mutual labels:  verilog
Openwifi Hw
FPGA/hardware design of openwifi
Stars: ✭ 181 (+654.17%)
Mutual labels:  verilog
Wb2axip
Bus bridges and other odds and ends
Stars: ✭ 177 (+637.5%)
Mutual labels:  verilog
Basic verilog
Must-have verilog systemverilog modules
Stars: ✭ 247 (+929.17%)
Mutual labels:  verilog
View All Similar Projects ➔

Debug Bus Interface(s)

This depository consists of a series of debugging bus interfaces.

Each interface connects an external debug port, whether UART, SPI, JTAG, or RPI Parallel port, to the master port of a wishbone bus. Hence, the debug interface allows you access to any device located on the wishbone bus--both to read from and write to that bus.

It is my intention to use the various components of each of the busses as teaching tools on the ZipCPU blog. Indeed, if you look at the topics page of the blog, you'll see that the series is now complete.

License

All of the files in this repository are licensed by either GPLv3 or the LGPL. For example, the simple HEXBUS interface is licensed under the LGPL, whereas the other interfaces are (or will be) licensed under GPL. Should the license provided be insufficient for your needs, please feel free to contact me for the terms necessary for a more appropriate license.

Note that the project description data, including the texts, logos, images, and/or trademarks, for each open source project belongs to its rightful owner. If you wish to add or remove any projects, please contact us at [email protected].