All Projects → ZipCPU → dpll

ZipCPU / dpll

Licence: other
A collection of phase locked loop (PLL) related projects

Programming Languages

Verilog
626 projects
C++
36643 projects - #6 most used programming language
matlab
3953 projects
Makefile
30231 projects
shell
77523 projects

Projects that are alternatives of or similar to dpll

wbi2c
Wishbone controlled I2C controllers
Stars: ✭ 25 (-54.55%)
Mutual labels:  fpga, gplv3, verilog, verilator
dblclockfft
A configurable C++ generator of pipelined Verilog FFT cores
Stars: ✭ 147 (+167.27%)
Mutual labels:  fpga, gplv3, verilog, verilator
Wb2axip
Bus bridges and other odds and ends
Stars: ✭ 177 (+221.82%)
Mutual labels:  fpga, gplv3, verilog
Vgasim
A Video display simulator
Stars: ✭ 94 (+70.91%)
Mutual labels:  fpga, gplv3, verilog
virtio
Virtio implementation in SystemVerilog
Stars: ✭ 38 (-30.91%)
Mutual labels:  fpga, verilog, verilator
getting-started
List of ideas for getting started with TimVideos projects
Stars: ✭ 50 (-9.09%)
Mutual labels:  fpga, verilog
karuta
Karuta HLS Compiler: High level synthesis from prototype based object oriented script language to RTL (Verilog) aiming to be useful for FPGA development.
Stars: ✭ 89 (+61.82%)
Mutual labels:  fpga, verilog
hwt
VHDL/Verilog/SystemC code generator, simulator API written in python/c++
Stars: ✭ 145 (+163.64%)
Mutual labels:  fpga, verilog
FPGA NTP SERVER
A FPGA implementation of the NTP and NTS protocols
Stars: ✭ 27 (-50.91%)
Mutual labels:  fpga, verilog
EDSAC
FPGA Verilog implementation of 1949 EDSAC Computer with animated tape reader, panel, teleprinter and CRT scope
Stars: ✭ 28 (-49.09%)
Mutual labels:  fpga, verilog
eddr3
mirror of https://git.elphel.com/Elphel/eddr3
Stars: ✭ 33 (-40%)
Mutual labels:  fpga, verilog
FPGA-USB-Device
FPGA-based USB-device controller to implement USB-CDC, USB-HID, etc.
Stars: ✭ 29 (-47.27%)
Mutual labels:  fpga, verilog
1bitSDR
Minimal SDR with Lattice MachXO2 FPGA. And a port to Cyclone3 by Steven Groom
Stars: ✭ 53 (-3.64%)
Mutual labels:  fpga, verilog
rules verilator
Bazel build rules for Verilator
Stars: ✭ 14 (-74.55%)
Mutual labels:  verilog, verilator
FpOC
FPGA-based Field Oriented Control (FOC) for driving BLDC/PMSM motor.
Stars: ✭ 138 (+150.91%)
Mutual labels:  fpga, verilog
ZYNQ-NVDLA
NVDLA (An Opensource DL Accelerator Framework) implementation on FPGA.
Stars: ✭ 144 (+161.82%)
Mutual labels:  fpga, verilog
openarty
An Open Source configuration of the Arty platform
Stars: ✭ 93 (+69.09%)
Mutual labels:  fpga, verilator
Deep-DarkFantasy
Global Dark Mode for ALL apps on ANY platforms.
Stars: ✭ 16 (-70.91%)
Mutual labels:  fpga, verilog
shapool-core
FPGA core for SHA256d mining targeting Lattice iCE40 devices.
Stars: ✭ 19 (-65.45%)
Mutual labels:  fpga, verilog
yarvi
Yet Another RISC-V Implementation
Stars: ✭ 59 (+7.27%)
Mutual labels:  fpga, verilog

I'd like to post about some simple and some basic Phase Locked Loop algorithms. To do this I'm going to need some demo code, which I'll keep in this repository.

Blog posts

I recently posted two articles describing the components of a basic PLL, and hence the implementation found in this repository. These are:

  1. How to build a Numerically Controlled Oscillator (NCO) within an FPGA.

  2. The Logic PLL based upon the code in rtl/sdpll.v.

If the Lord is willing, I may go deeper and describe some other PLL implementations as well--such as the sample time tracking PLL that I recently added.

Tutorial slides

I placed a quick/short set of tutorial slides in the doc/ directory. Feel free to browse them and see what you think.

License

All of the source code in this repository is released under the GPLv3. If these conditions are not sufficient for your needs, other licenses terms may be purchased.

Note that the project description data, including the texts, logos, images, and/or trademarks, for each open source project belongs to its rightful owner. If you wish to add or remove any projects, please contact us at [email protected].