All Projects → Xilinx → PYNQ_Composable_Pipeline

Xilinx / PYNQ_Composable_Pipeline

Licence: BSD-3-Clause License
PYNQ Composabe Overlays

Programming Languages

tcl
693 projects
Jupyter Notebook
11667 projects
python
139335 projects - #7 most used programming language
Verilog
626 projects
C++
36643 projects - #6 most used programming language
Makefile
30231 projects

Projects that are alternatives of or similar to PYNQ Composable Pipeline

intfftk
Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source language - VHDL / Verilog). GNU GPL 3.0.
Stars: ✭ 43 (+72%)
Mutual labels:  fpga, xilinx
ResNet50-PYNQ
Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ
Stars: ✭ 42 (+68%)
Mutual labels:  xilinx, pynq
zc pcie dma
DMA attacks over PCI Express based on Xilinx Zynq-7000 series SoC
Stars: ✭ 37 (+48%)
Mutual labels:  fpga, xilinx
fpga-docker
Tools for running FPGA vendor toolchains with Docker
Stars: ✭ 54 (+116%)
Mutual labels:  fpga, xilinx
eddr3
mirror of https://git.elphel.com/Elphel/eddr3
Stars: ✭ 33 (+32%)
Mutual labels:  fpga, xilinx
SHA256Hasher
SHA-256 IP core for ZedBoard (Zynq SoC)
Stars: ✭ 25 (+0%)
Mutual labels:  fpga, xilinx
vivado-docker
Dockerfile with Vivado for CI
Stars: ✭ 22 (-12%)
Mutual labels:  fpga, xilinx
virtio
Virtio implementation in SystemVerilog
Stars: ✭ 38 (+52%)
Mutual labels:  fpga, xilinx
EBAZ4205
Vivado and PetaLinux projects for Zynq EBAZ4205 Board
Stars: ✭ 38 (+52%)
Mutual labels:  fpga, xilinx
IIoT-SPYN
IIoT-SPYN gives users the ability to control, monitor, capture data, visualize and analyze industrial grade motors
Stars: ✭ 37 (+48%)
Mutual labels:  fpga, pynq
Openwifi
open-source IEEE 802.11 WiFi baseband FPGA (chip) design
Stars: ✭ 2,257 (+8928%)
Mutual labels:  fpga, xilinx
Deep-DarkFantasy
Global Dark Mode for ALL apps on ANY platforms.
Stars: ✭ 16 (-36%)
Mutual labels:  fpga, xilinx
ixo-usb-jtag
usb-jtag - Altera USB Blaster Emulation with a FX2
Stars: ✭ 49 (+96%)
Mutual labels:  fpga, xilinx
xup compute acceleration
Hands-on experience using the Vitis unified software platform with Xilinx FPGA hardware
Stars: ✭ 41 (+64%)
Mutual labels:  fpga, xilinx
Xilinx-ISE-Makefile
An example of how to use the Xilinx ISE toolchain from the command line
Stars: ✭ 50 (+100%)
Mutual labels:  fpga, xilinx
PothosZynq
DMA source and sink blocks for Xilinx Zynq FPGAs
Stars: ✭ 19 (-24%)
Mutual labels:  fpga, xilinx
JSON-for-VHDL
A JSON library implemented in VHDL.
Stars: ✭ 56 (+124%)
Mutual labels:  fpga, xilinx
prjxray-db
Project X-Ray Database: XC7 Series
Stars: ✭ 52 (+108%)
Mutual labels:  fpga, xilinx
hwt
VHDL/Verilog/SystemC code generator, simulator API written in python/c++
Stars: ✭ 145 (+480%)
Mutual labels:  fpga
VGChips
Video Game custom chips reverse-engineered from silicon
Stars: ✭ 86 (+244%)
Mutual labels:  fpga

Composable Pipeline

The Composable pipeline is an overlay with a novel and clever architecture that allow us to adapt how the data flows between a series of IP cores.

The key characteristic of a composable overlay is an AXI4-Stream Switch, which plays the same role as an old telephone switchboard. The AXI4-Stream Switch provides the runtime routing of how data flow from one IP core to another.

On top of that, the composable overlay includes Dynamic Function eXchange DFX regions that brings new functionality to the design at runtime.

The combination of these two technologies plus a pythonic API, built on top of pynq, provide an unprecedented flexibility.

The composable overlay architecture of a composable video overlay for the PYNQ-Z2 is shown in the image below

Clone this repository

git clone https://github.com/Xilinx/PYNQ_Composable_Pipeline.git --recursive

Note that this project depends on the Vitis Accelerated Libraries and PYNQ

Install composable pipeline on your board

git clone https://github.com/Xilinx/PYNQ_Composable_Pipeline
pip install PYNQ_Composable_Pipeline/
pynq-get-notebooks composable-pipeline -p $PYNQ_JUPYTER_NOTEBOOKS

The notebooks will be delivered into the folder /home/xilinx/jupyter_notebooks

Supported boards PYNQ-Z2 and PYNQ-ZU

Rebuild composable pipeline from scratch

To rebuild the composable pipeline you need Vitis 2020.2 installed. Navigate to one of the supported boards folder and run make, only steps for Linux are provided.

Licenses

Copyright (C) 2021 Xilinx, Inc

SPDX-License-Identifier: BSD-3-Clause

Third-party license

Binary Files License

Pre-compiled binary files are not provided under an OSI-approved open source license, because Xilinx is incapable of providing 100% corresponding sources.

Binary files are provided under the following license


Copyright© 2021 Xilinx

Note that the project description data, including the texts, logos, images, and/or trademarks, for each open source project belongs to its rightful owner. If you wish to add or remove any projects, please contact us at [email protected].