GitPlanet

Cheap and reliable Node.js hosting starts at $3/month, and $1/month static HTML hosting

Created with love in Canada, visit hostnodejs.com today

Feel like to post an Ad? Learn Details
All Projects → furrtek → VGChips

furrtek / VGChips

Licence: GPL-2.0 License
Video Game custom chips reverse-engineered from silicon

Programming Languages

Verilog
626 projects

Labels

asicfpgareverse-engineeringarcadeverilogchiphdlsiliconcpldreprotaitodecap

Projects that are alternatives of or similar to VGChips

pygears
HW Design: A Functional Approach
Stars: ✭ 122 (+41.86%)
Mutual labels:  asic, fpga, hdl
Logic
CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.
Stars: ✭ 149 (+73.26%)
Mutual labels:  asic, fpga, verilog
Livehd
Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation
Stars: ✭ 110 (+27.91%)
Mutual labels:  asic, fpga, verilog
Riscv
RISC-V CPU Core (RV32IM)
Stars: ✭ 272 (+216.28%)
Mutual labels:  asic, fpga, verilog
virtio
Virtio implementation in SystemVerilog
Stars: ✭ 38 (-55.81%)
Mutual labels:  fpga, verilog, hdl
Clash Compiler
Haskell to VHDL/Verilog/SystemVerilog compiler
Stars: ✭ 958 (+1013.95%)
Mutual labels:  asic, fpga, verilog
Aes
Verilog implementation of the symmetric block cipher AES (Advanced Encryption Standard) as specified in NIST FIPS 197. This implementation supports 128 and 256 bit keys.
Stars: ✭ 131 (+52.33%)
Mutual labels:  asic, fpga, verilog
Open Register Design Tool
Tool to generate register RTL, models, and docs using SystemRDL or JSpec input
Stars: ✭ 126 (+46.51%)
Mutual labels:  asic, fpga, verilog
gateware-ts
Hardware definition library and environment for designing and building digital hardware for FPGAs, using only open source tools
Stars: ✭ 83 (-3.49%)
Mutual labels:  fpga, verilog, hdl
xeda
Cross EDA Abstraction and Automation
Stars: ✭ 25 (-70.93%)
Mutual labels:  fpga, verilog, hdl
Cores
Various HDL (Verilog) IP Cores
Stars: ✭ 271 (+215.12%)
Mutual labels:  asic, fpga, verilog
async fifo
A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog
Stars: ✭ 117 (+36.05%)
Mutual labels:  fpga, verilog, hdl
Speech256
An FPGA implementation of a classic 80ies speech synthesizer. Done for the Retro Challenge 2017/10.
Stars: ✭ 51 (-40.7%)
Mutual labels:  fpga, verilog, hdl
Rggen
Code generation tool for configuration and status registers
Stars: ✭ 54 (-37.21%)
Mutual labels:  asic, fpga, verilog
Biriscv
32-bit Superscalar RISC-V CPU
Stars: ✭ 208 (+141.86%)
Mutual labels:  asic, fpga, verilog
sphinxcontrib-hdl-diagrams
Sphinx Extension which generates various types of diagrams from Verilog code.
Stars: ✭ 37 (-56.98%)
Mutual labels:  fpga, verilog, hdl
DFiant
DFiant: A Dataflow Hardware Descripition Language
Stars: ✭ 21 (-75.58%)
Mutual labels:  asic, fpga, hdl
OpenLane
OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen, Fault and custom methodology scripts for design exploration and optimization.
Stars: ✭ 548 (+537.21%)
Mutual labels:  asic, verilog
dblclockfft
A configurable C++ generator of pipelined Verilog FFT cores
Stars: ✭ 147 (+70.93%)
Mutual labels:  fpga, verilog
FPGA-USB-Device
FPGA-based USB-device controller to implement USB-CDC, USB-HID, etc.
Stars: ✭ 29 (-66.28%)
Mutual labels:  fpga, verilog
View All Similar Projects ➔

VGChips

Video Game custom chips reverse-engineered from silicon.

A few other people do this too, but these are from me :3

Note that the project description data, including the texts, logos, images, and/or trademarks, for each open source project belongs to its rightful owner. If you wish to add or remove any projects, please contact us at [email protected].