GitPlanet

Cheap and reliable Node.js hosting starts at $3/month, and $1/month static HTML hosting

Created with love in Canada, visit hostnodejs.com today

Feel like to post an Ad? Learn Details
All Projects → Elphel → eddr3

Elphel / eddr3

Licence: other
mirror of https://git.elphel.com/Elphel/eddr3

Programming Languages

Verilog
626 projects
SystemVerilog
227 projects
python
139335 projects - #7 most used programming language
HCL
1544 projects

Labels

fpgazynqddrverilogxilinxopen-coreddr3memory-controller

Projects that are alternatives of or similar to eddr3

Openwifi
open-source IEEE 802.11 WiFi baseband FPGA (chip) design
Stars: ✭ 2,257 (+6739.39%)
Mutual labels:  fpga, zynq, verilog, xilinx
Deep-DarkFantasy
Global Dark Mode for ALL apps on ANY platforms.
Stars: ✭ 16 (-51.52%)
Mutual labels:  fpga, zynq, verilog, xilinx
fpga-docker
Tools for running FPGA vendor toolchains with Docker
Stars: ✭ 54 (+63.64%)
Mutual labels:  fpga, verilog, xilinx
intfftk
Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source language - VHDL / Verilog). GNU GPL 3.0.
Stars: ✭ 43 (+30.3%)
Mutual labels:  fpga, verilog, xilinx
PothosZynq
DMA source and sink blocks for Xilinx Zynq FPGAs
Stars: ✭ 19 (-42.42%)
Mutual labels:  fpga, zynq, xilinx
virtio
Virtio implementation in SystemVerilog
Stars: ✭ 38 (+15.15%)
Mutual labels:  fpga, verilog, xilinx
SHA256Hasher
SHA-256 IP core for ZedBoard (Zynq SoC)
Stars: ✭ 25 (-24.24%)
Mutual labels:  fpga, zynq, xilinx
FPGA ThreeLevelStorage
【原创，已被编入官方教材】Three-level storage subsystem(SD+DDR2 SDRAM+Cache), based on Nexys4 FPGA board. 同济大学计算机系统结构课程设计，FPGA三级存储子系统。
Stars: ✭ 86 (+160.61%)
Mutual labels:  fpga, ddr, verilog
EBAZ4205
Vivado and PetaLinux projects for Zynq EBAZ4205 Board
Stars: ✭ 38 (+15.15%)
Mutual labels:  fpga, zynq, xilinx
zc pcie dma
DMA attacks over PCI Express based on Xilinx Zynq-7000 series SoC
Stars: ✭ 37 (+12.12%)
Mutual labels:  fpga, zynq, xilinx
ZYNQ-NVDLA
NVDLA (An Opensource DL Accelerator Framework) implementation on FPGA.
Stars: ✭ 144 (+336.36%)
Mutual labels:  fpga, zynq, verilog
MobileNet-in-FPGA
Generator of verilog description for FPGA MobileNet implementation
Stars: ✭ 107 (+224.24%)
Mutual labels:  fpga, verilog
SpinalCrypto
SpinalHDL - Cryptography libraries
Stars: ✭ 36 (+9.09%)
Mutual labels:  fpga, verilog
karuta
Karuta HLS Compiler: High level synthesis from prototype based object oriented script language to RTL (Verilog) aiming to be useful for FPGA development.
Stars: ✭ 89 (+169.7%)
Mutual labels:  fpga, verilog
Hard-JPEG-LS
FPGA-based JPEG-LS image compressor.
Stars: ✭ 52 (+57.58%)
Mutual labels:  fpga, verilog
vivado-docker
Dockerfile with Vivado for CI
Stars: ✭ 22 (-33.33%)
Mutual labels:  fpga, xilinx
Shuhai
Shuhai is a benchmarking-memory tool that allows FPGA programmers to demystify all the underlying details of memories, e.g., HBM and DDR4, on a Xilinx FPGA
Stars: ✭ 53 (+60.61%)
Mutual labels:  fpga, ddr
pdp6
PDP-6 Emulator
Stars: ✭ 47 (+42.42%)
Mutual labels:  fpga, verilog
async fifo
A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog
Stars: ✭ 117 (+254.55%)
Mutual labels:  fpga, verilog
fpga-nn
NN on FPGA
Stars: ✭ 16 (-51.52%)
Mutual labels:  fpga, verilog
View All Similar Projects ➔

eddr3

ddr3 subproject for Elphel 393 camera

This subproject is started to create a DDR3 memory controller for Elphel camera that does not depend on any non-documented features of Xilinx Zynq and can be simulated by Free Software tools (Icarus Verilog + GTKWave) without use of any encrypted modules. Everything in plain Verilog and constraints.

Detailed description of the project is available in the blog post: http://blog.elphel.com/2014/06/ddr3-memory-interface-on-xilinx-zynq-soc-free-software-compatible/

Note that the project description data, including the texts, logos, images, and/or trademarks, for each open source project belongs to its rightful owner. If you wish to add or remove any projects, please contact us at [email protected].