GitPlanet

Cheap and reliable Node.js hosting starts at $3/month, and $1/month static HTML hosting

Created with love in Canada, visit hostnodejs.com today

Feel like to post an Ad? Learn Details
All Projects → osresearch → up5k

osresearch / up5k

Licence: other
Upduino v2 with the ice40 up5k FPGA demos

Programming Languages

Verilog
626 projects

Labels

fpgaicestormblinkyupduinoice40up5knextpnrsymbiflowupduino2

Projects that are alternatives of or similar to up5k

ice-chips-verilog
IceChips is a library of all common discrete logic devices in Verilog
Stars: ✭ 78 (+20%)
Mutual labels:  fpga, icestorm
iceskate
A low cost FPGA development board for absolute newbies
Stars: ✭ 15 (-76.92%)
Mutual labels:  fpga, icestorm
verifla
Fork of OpenVeriFla - FPGA debugging logic analyzer to use with your designs - examples (so far) for ice40/IceStorm
Stars: ✭ 21 (-67.69%)
Mutual labels:  fpga, icestorm
docker
Scripts to build and use docker images including GHDL
Stars: ✭ 27 (-58.46%)
Mutual labels:  icestorm, nextpnr
platform-lattice ice40
Lattice iCE40: development platform for PlatformIO
Stars: ✭ 34 (-47.69%)
Mutual labels:  fpga, icestorm
shapool-core
FPGA core for SHA256d mining targeting Lattice iCE40 devices.
Stars: ✭ 19 (-70.77%)
Mutual labels:  fpga, icestorm
risc8
Mostly AVR compatible FPGA soft-core
Stars: ✭ 19 (-70.77%)
Mutual labels:  fpga, upduino
spu32
Small Processing Unit 32: A compact RV32I CPU written in Verilog
Stars: ✭ 51 (-21.54%)
Mutual labels:  fpga, icestorm
cariboulite
CaribouLite turns any 40-pin Raspberry-Pi into a Tx/Rx 6GHz SDR
Stars: ✭ 785 (+1107.69%)
Mutual labels:  fpga, icestorm
prjxray-db
Project X-Ray Database: XC7 Series
Stars: ✭ 52 (-20%)
Mutual labels:  fpga, symbiflow
fasm
FPGA Assembly (FASM) Parser and Generator
Stars: ✭ 69 (+6.15%)
Mutual labels:  fpga, symbiflow
sphinxcontrib-hdl-diagrams
Sphinx Extension which generates various types of diagrams from Verilog code.
Stars: ✭ 37 (-43.08%)
Mutual labels:  fpga, symbiflow
verilog-sid-mos6581
MOS6581 SID chip emulator in SystemVerilog
Stars: ✭ 22 (-66.15%)
Mutual labels:  fpga
clash-compucolor2
Clash implementation of the Compucolor II home computer
Stars: ✭ 25 (-61.54%)
Mutual labels:  fpga
yosys
Unofficial Yosys WebAssembly packages
Stars: ✭ 29 (-55.38%)
Mutual labels:  fpga
vhdl-hdmi-out
HDMI Out VHDL code for 7-series Xilinx FPGAs
Stars: ✭ 36 (-44.62%)
Mutual labels:  fpga
Shuhai
Shuhai is a benchmarking-memory tool that allows FPGA programmers to demystify all the underlying details of memories, e.g., HBM and DDR4, on a Xilinx FPGA
Stars: ✭ 53 (-18.46%)
Mutual labels:  fpga
spydrnet
A flexible framework for analyzing and transforming FPGA netlists. Official repository.
Stars: ✭ 49 (-24.62%)
Mutual labels:  fpga
symbiflow-docs
FOSS Flow For FPGA
Stars: ✭ 163 (+150.77%)
Mutual labels:  symbiflow
DomesdayDuplicator
High-speed LaserDisc RF sampler
Stars: ✭ 39 (-40%)
Mutual labels:  fpga
View All Similar Projects ➔

Upduino v2 RGB LEd

Upduino v2 examples with icestorm

Several demos showing how to use the icestorm toolchain with the Upduino (ice40 UltraPlus 5k) FPGA dev board.

Demo Description
blink Flash the RED LED in a pulse-pulse, pulse-pulse pattern
pulse Smoothly ramp the RGB LED through a color change pattern
serial Print a repeating message on the serial port at 3 Mbs
seral-echo Read from the serial port, echo it back at 3 Mbs
spram-demo Read from the serial port, buffer in SPRAM, echo it slowly

To flash them, run sudo make blink.flash. You will probably need to be root to flash the board and restore the /dev/ttyUSB0 device driver after iceprog switches it into SIO mode.

Schematics and pinout

Schematics for the upduino: https://github.com/gtjennings1/UPDuino_v2_0

Upduino v2 pinout by Matt Mets

Note that the upduino_v2.pcf file disagrees with the serial port in the pinout and schematic. The pins were determined through experimentation and seem to work (and the ones in the pinout do not).

UltraPlus 5K overview

Block diagram

Overview: http://www.latticesemi.com/Products/FPGAandCPLD/iCE40UltraPlus

Datasheet: http://www.latticesemi.com/-/media/LatticeSemi/Documents/DataSheets/iCE/iCE40-UltraPlus-Family-Data-Sheet.ashx

DSP Block

The eight DSP blocks can do 16x16 multiply and 32-bit accumulate operations. They can be combined to make 32x32 multipliers, etc.

Note that the project description data, including the texts, logos, images, and/or trademarks, for each open source project belongs to its rightful owner. If you wish to add or remove any projects, please contact us at [email protected].