GitPlanet

Cheap and reliable Node.js hosting starts at $3/month, and $1/month static HTML hosting

Created with love in Canada, visit hostnodejs.com today

Feel like to post an Ad? Learn Details
All Projects → SpinalHDL → SpinalCrypto

SpinalHDL / SpinalCrypto

Licence: MIT license
SpinalHDL - Cryptography libraries

Programming Languages

scala
5932 projects
java
68154 projects - #9 most used programming language

Labels

cryptographycryptofpgaaesvhdlmd5shartlverilogcrchmacdesspinalhdl

Projects that are alternatives of or similar to SpinalCrypto

SpinalDev
Docker Development Environment for SpinalHDL
Stars: ✭ 17 (-52.78%)
Mutual labels:  fpga, vhdl, rtl, verilog, spinalhdl
EasyEncryption
No description or website provided.
Stars: ✭ 16 (-55.56%)
Mutual labels:  aes, md5, sha, des
hwt
VHDL/Verilog/SystemC code generator, simulator API written in python/c++
Stars: ✭ 145 (+302.78%)
Mutual labels:  fpga, vhdl, rtl, verilog
webcrypto
A WebCrypto Polyfill for NodeJS
Stars: ✭ 111 (+208.33%)
Mutual labels:  aes, sha, hmac, des
Spinalhdl
Scala based HDL
Stars: ✭ 696 (+1833.33%)
Mutual labels:  fpga, vhdl, rtl, verilog
J1sc
A reimplementation of a tiny stack CPU
Stars: ✭ 64 (+77.78%)
Mutual labels:  fpga, vhdl, verilog
Ustc Rvsoc
FPGA-based RISC-V CPU+SoC.
Stars: ✭ 77 (+113.89%)
Mutual labels:  fpga, rtl, verilog
cnn open
A hardware implementation of CNN, written by Verilog and synthesized on FPGA
Stars: ✭ 157 (+336.11%)
Mutual labels:  fpga, rtl, verilog
virtio
Virtio implementation in SystemVerilog
Stars: ✭ 38 (+5.56%)
Mutual labels:  fpga, rtl, verilog
Image Processing
Image Processing Toolbox in Verilog using Basys3 FPGA
Stars: ✭ 31 (-13.89%)
Mutual labels:  fpga, vhdl, verilog
Logic
CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.
Stars: ✭ 149 (+313.89%)
Mutual labels:  fpga, rtl, verilog
Fpga readings
Recipe for FPGA cooking
Stars: ✭ 164 (+355.56%)
Mutual labels:  fpga, rtl, verilog
Rggen
Code generation tool for configuration and status registers
Stars: ✭ 54 (+50%)
Mutual labels:  fpga, rtl, verilog
Darkriscv
opensouce RISC-V cpu core implemented in Verilog from scratch in one night!
Stars: ✭ 1,062 (+2850%)
Mutual labels:  fpga, rtl, verilog
Aes
Verilog implementation of the symmetric block cipher AES (Advanced Encryption Standard) as specified in NIST FIPS 197. This implementation supports 128 and 256 bit keys.
Stars: ✭ 131 (+263.89%)
Mutual labels:  fpga, aes, verilog
Vexriscv
A FPGA friendly 32 bit RISC-V CPU implementation
Stars: ✭ 1,041 (+2791.67%)
Mutual labels:  fpga, vhdl, verilog
Tinytpu
Implementation of a Tensor Processing Unit for embedded systems and the IoT.
Stars: ✭ 153 (+325%)
Mutual labels:  fpga, vhdl, verilog
vga-clock
Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.
Stars: ✭ 48 (+33.33%)
Mutual labels:  fpga, rtl, verilog
vscode-terosHDL
VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!
Stars: ✭ 325 (+802.78%)
Mutual labels:  fpga, vhdl, verilog
crypto
🔐 Fastest crypto library for Deno written in pure Typescript. AES, Blowfish, CAST5, DES, 3DES, HMAC, HKDF, PBKDF2
Stars: ✭ 40 (+11.11%)
Mutual labels:  aes, hmac, des
View All Similar Projects ➔

SpinalCrypto

This repository contains cryptographic Spinal IPs. This work is currently in progress.

IP available

Symmetric

  • Block Cipher Mode of Operation (BCMO) (ECB, CBC, CFB, OFB)
  • AESCore_Std (128/192/256-bit)
  • DESCore_Std
  • TripleDESCore_Std
  • TwofishCore_Std (128/192/256-bit)

Hash

  • MD5Core_Std
  • SHA2Core_Std
  • SHA3Core_Std

MAC

  • HMACCore_Std (tested with MD5)

Checksum

  • CRC (CRC8, CRC16, CRC32)

Misc

  • LFSR (Galois & Fibonacci)
  • Keccak

Documentation

Documentation is available on the wiki page.

Note that the project description data, including the texts, logos, images, and/or trademarks, for each open source project belongs to its rightful owner. If you wish to add or remove any projects, please contact us at [email protected].