All Projects → Riscv Mini → Similar Projects or Alternatives

180 Open source projects that are alternatives of or similar to Riscv Mini

Cores Swerv El2
SweRV EL2 Core
Stars: ✭ 79 (-64.25%)
Mutual labels:  riscv, rtl
tree-core-cpu
A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain( chisel, mill, verilator, NEMU, AM and difftest framework, etc) to design and verify.
Stars: ✭ 22 (-90.05%)
Mutual labels:  riscv, rtl
Cores Swerv
SweRV EH1 core
Stars: ✭ 406 (+83.71%)
Mutual labels:  riscv, rtl
Darkriscv
opensouce RISC-V cpu core implemented in Verilog from scratch in one night!
Stars: ✭ 1,062 (+380.54%)
Mutual labels:  riscv, rtl
Riscv Boom
SonicBOOM: The Berkeley Out-of-Order Machine
Stars: ✭ 852 (+285.52%)
Mutual labels:  riscv, rtl
Chipyard
An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more
Stars: ✭ 436 (+97.29%)
Mutual labels:  riscv, rtl
SaxonSoc
SoC based on VexRiscv and ICE40 UP5K
Stars: ✭ 112 (-49.32%)
Mutual labels:  riscv, rtl
Quasar
Quasar 2.0: Chisel equivalent of SweRV-EL2
Stars: ✭ 19 (-91.4%)
Mutual labels:  riscv, rtl
Ustc Rvsoc
FPGA-based RISC-V CPU+SoC.
Stars: ✭ 77 (-65.16%)
Mutual labels:  riscv, rtl
Dana
Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel
Stars: ✭ 160 (-27.6%)
Mutual labels:  riscv, rtl
Scr1
SCR1 is a high-quality open-source RISC-V MCU core in Verilog
Stars: ✭ 393 (+77.83%)
Mutual labels:  riscv, rtl
Rocket Chip
Rocket Chip Generator
Stars: ✭ 2,079 (+840.72%)
Mutual labels:  riscv, rtl
Risc V article paper src
riscv资料、论文等
Stars: ✭ 89 (-59.73%)
Mutual labels:  riscv
Fpga readings
Recipe for FPGA cooking
Stars: ✭ 164 (-25.79%)
Mutual labels:  rtl
Riscv Card
An unofficial reference sheet for RISC-V.
Stars: ✭ 140 (-36.65%)
Mutual labels:  riscv
Actionbarrtlizer
Do you want RTL ActionBar? So you've found a library that can RTLize android's "ActionBar"!
Stars: ✭ 60 (-72.85%)
Mutual labels:  rtl
Riscy
Riscy Processors - Open-Sourced RISC-V Processors
Stars: ✭ 54 (-75.57%)
Mutual labels:  riscv
Rvemu For Book
Reference implementation for the book "Writing a RISC-V Emulator in Rust".
Stars: ✭ 141 (-36.2%)
Mutual labels:  riscv
Fpga101 Workshop
FPGA 101 - Workshop materials
Stars: ✭ 54 (-75.57%)
Mutual labels:  riscv
Rocket Rocc Examples
Tests for example Rocket Custom Coprocessors
Stars: ✭ 52 (-76.47%)
Mutual labels:  riscv
Pinlayout
Fast Swift Views layouting without auto layout. No magic, pure code, full control and blazing fast. Concise syntax, intuitive, readable & chainable. [iOS/macOS/tvOS/CALayer]
Stars: ✭ 1,870 (+746.15%)
Mutual labels:  rtl
Vexriscv
A FPGA friendly 32 bit RISC-V CPU implementation
Stars: ✭ 1,041 (+371.04%)
Mutual labels:  riscv
K210 Hal
Rust's hardware abstract layer (HAL) for K210 chip, a dual RV64GC SoC with hardware accelerated AI peripherals. Contributions welcomed!
Stars: ✭ 37 (-83.26%)
Mutual labels:  riscv
Hugo Theme Bootstrap4 Blog
A blogging-centric Bootstrap v4 theme for the Hugo static site generator.
Stars: ✭ 191 (-13.57%)
Mutual labels:  rtl
Tailwindcss Dir
Adds direction (LTR, RTL) variants to your Tailwind project
Stars: ✭ 156 (-29.41%)
Mutual labels:  rtl
Bootstrap 3 Arabic
bootstrap 3 arabic
Stars: ✭ 124 (-43.89%)
Mutual labels:  rtl
Perfect Chisel
Chisel artifacts developed under IBM's involvement with the DARPA PERFECT program
Stars: ✭ 20 (-90.95%)
Mutual labels:  rtl
Rtlcss
Framework for transforming Cascading Style Sheets (CSS) from Left-To-Right (LTR) to Right-To-Left (RTL)
Stars: ✭ 1,363 (+516.74%)
Mutual labels:  rtl
Postcss Rtl
PostCSS plugin for RTL-adaptivity
Stars: ✭ 143 (-35.29%)
Mutual labels:  rtl
Postcss Start To End
PostCSS plugin that lets you control your layout (LTR or RTL) through logical rather than physical rules
Stars: ✭ 18 (-91.86%)
Mutual labels:  rtl
Cva6
The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux
Stars: ✭ 1,144 (+417.65%)
Mutual labels:  riscv
Chisel3
Chisel 3: A Modern Hardware Design Language
Stars: ✭ 2,290 (+936.2%)
Mutual labels:  rtl
Gentelella Rtl
Free RTL Bootstrap 3 Admin Template
Stars: ✭ 194 (-12.22%)
Mutual labels:  rtl
Diosix
A lightweight, secure, multiprocessor bare-metal hypervisor written in Rust for RISC-V
Stars: ✭ 116 (-47.51%)
Mutual labels:  riscv
Salamandra
Salamandra is a tool to find spy microphones that use radio freq to transmit. It uses SDR.
Stars: ✭ 657 (+197.29%)
Mutual labels:  rtl
Rggen
Code generation tool for configuration and status registers
Stars: ✭ 54 (-75.57%)
Mutual labels:  rtl
Rustsbi
RISC-V Supervisor Binary Interface (RISC-V SBI) implementation in Rust; runs on M-mode; good support for embedded Rust ecosystem
Stars: ✭ 138 (-37.56%)
Mutual labels:  riscv
Kastrifree
Free version of the Kastri library
Stars: ✭ 160 (-27.6%)
Mutual labels:  rtl
Veluxi Starter
Veluxi Vue.js Starter Project with Nuxt JS and Vuetify
Stars: ✭ 39 (-82.35%)
Mutual labels:  rtl
Rcore
Rust version of THU uCore OS. Linux compatible.
Stars: ✭ 2,175 (+884.16%)
Mutual labels:  riscv
Bootstrap Star Rating
A simple yet powerful JQuery star rating plugin with fractional rating support.
Stars: ✭ 985 (+345.7%)
Mutual labels:  rtl
Ckb Vm
CKB's vm, based on open source RISC-V ISA
Stars: ✭ 211 (-4.52%)
Mutual labels:  riscv
Capstone
Capstone disassembly/disassembler framework: Core (Arm, Arm64, BPF, EVM, M68K, M680X, MOS65xx, Mips, PPC, RISCV, Sparc, SystemZ, TMS320C64x, Web Assembly, X86, X86_64, XCore) + bindings.
Stars: ✭ 5,374 (+2331.67%)
Mutual labels:  riscv
Tailwindcss Rtl
Enabling bidirectional support on tailwindcss framework
Stars: ✭ 118 (-46.61%)
Mutual labels:  rtl
Spinalhdl
Scala based HDL
Stars: ✭ 696 (+214.93%)
Mutual labels:  rtl
Rtlmd
rtl markdown editor
Stars: ✭ 152 (-31.22%)
Mutual labels:  rtl
Leku
🌍 Map location picker component for Android. Based on Google Maps. An alternative to Google Place Picker.
Stars: ✭ 612 (+176.92%)
Mutual labels:  rtl
Meta Riscv
OpenEmbedded/Yocto layer for RISC-V Architecture
Stars: ✭ 114 (-48.42%)
Mutual labels:  riscv
React With Direction
Components to provide and consume RTL or LTR direction in React
Stars: ✭ 176 (-20.36%)
Mutual labels:  rtl
Rv8
RISC-V simulator for x86-64
Stars: ✭ 476 (+115.38%)
Mutual labels:  riscv
Logic
CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.
Stars: ✭ 149 (-32.58%)
Mutual labels:  rtl
Sv Tests
Test suite designed to check compliance with the SystemVerilog standard.
Stars: ✭ 108 (-51.13%)
Mutual labels:  rtl
Cv32e40p
CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
Stars: ✭ 458 (+107.24%)
Mutual labels:  riscv
Unicorn
Unicorn CPU emulator framework (ARM, AArch64, M68K, Mips, Sparc, PowerPC, RiscV, X86)
Stars: ✭ 4,934 (+2132.58%)
Mutual labels:  riscv
Sb Admin2
this is an RTL Version of sb-admin2 Template, one of free template series in startbootstrap.com , (download remain file from startbootstrap.com)
Stars: ✭ 107 (-51.58%)
Mutual labels:  rtl
Probe Rs
A debugging toolset and library for debugging embedded ARM and RISC-V targets on a separate host
Stars: ✭ 435 (+96.83%)
Mutual labels:  riscv
Ncnn
ncnn is a high-performance neural network inference framework optimized for the mobile platform
Stars: ✭ 13,376 (+5952.49%)
Mutual labels:  riscv
Bootstrap Rtl
Bootstrap RTL Standard 3 and 4
Stars: ✭ 106 (-52.04%)
Mutual labels:  rtl
Bootstrap V4 Rtl
RTL edition of bootstrap v4 for rtl languages like Farsi and Arabic
Stars: ✭ 430 (+94.57%)
Mutual labels:  rtl
Awesome Learning
Awesome Learning - Learn JavaScript and Front-End Fundamentals at your own pace
Stars: ✭ 216 (-2.26%)
Mutual labels:  rtl
1-60 of 180 similar projects