tree-core-cpuA series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain( chisel, mill, verilator, NEMU, AM and difftest framework, etc) to design and verify.
Stars: ✭ 22 (-90.05%)
Darkriscvopensouce RISC-V cpu core implemented in Verilog from scratch in one night!
Stars: ✭ 1,062 (+380.54%)
Riscv BoomSonicBOOM: The Berkeley Out-of-Order Machine
Stars: ✭ 852 (+285.52%)
ChipyardAn Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more
Stars: ✭ 436 (+97.29%)
SaxonSocSoC based on VexRiscv and ICE40 UP5K
Stars: ✭ 112 (-49.32%)
QuasarQuasar 2.0: Chisel equivalent of SweRV-EL2
Stars: ✭ 19 (-91.4%)
Ustc RvsocFPGA-based RISC-V CPU+SoC.
Stars: ✭ 77 (-65.16%)
DanaDynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel
Stars: ✭ 160 (-27.6%)
Scr1SCR1 is a high-quality open-source RISC-V MCU core in Verilog
Stars: ✭ 393 (+77.83%)
Rocket ChipRocket Chip Generator
Stars: ✭ 2,079 (+840.72%)
Riscv CardAn unofficial reference sheet for RISC-V.
Stars: ✭ 140 (-36.65%)
ActionbarrtlizerDo you want RTL ActionBar? So you've found a library that can RTLize android's "ActionBar"!
Stars: ✭ 60 (-72.85%)
RiscyRiscy Processors - Open-Sourced RISC-V Processors
Stars: ✭ 54 (-75.57%)
Rvemu For BookReference implementation for the book "Writing a RISC-V Emulator in Rust".
Stars: ✭ 141 (-36.2%)
PinlayoutFast Swift Views layouting without auto layout. No magic, pure code, full control and blazing fast. Concise syntax, intuitive, readable & chainable. [iOS/macOS/tvOS/CALayer]
Stars: ✭ 1,870 (+746.15%)
VexriscvA FPGA friendly 32 bit RISC-V CPU implementation
Stars: ✭ 1,041 (+371.04%)
K210 HalRust's hardware abstract layer (HAL) for K210 chip, a dual RV64GC SoC with hardware accelerated AI peripherals. Contributions welcomed!
Stars: ✭ 37 (-83.26%)
Tailwindcss DirAdds direction (LTR, RTL) variants to your Tailwind project
Stars: ✭ 156 (-29.41%)
Perfect ChiselChisel artifacts developed under IBM's involvement with the DARPA PERFECT program
Stars: ✭ 20 (-90.95%)
RtlcssFramework for transforming Cascading Style Sheets (CSS) from Left-To-Right (LTR) to Right-To-Left (RTL)
Stars: ✭ 1,363 (+516.74%)
Postcss RtlPostCSS plugin for RTL-adaptivity
Stars: ✭ 143 (-35.29%)
Postcss Start To EndPostCSS plugin that lets you control your layout (LTR or RTL) through logical rather than physical rules
Stars: ✭ 18 (-91.86%)
Cva6The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux
Stars: ✭ 1,144 (+417.65%)
Chisel3Chisel 3: A Modern Hardware Design Language
Stars: ✭ 2,290 (+936.2%)
Gentelella RtlFree RTL Bootstrap 3 Admin Template
Stars: ✭ 194 (-12.22%)
DiosixA lightweight, secure, multiprocessor bare-metal hypervisor written in Rust for RISC-V
Stars: ✭ 116 (-47.51%)
SalamandraSalamandra is a tool to find spy microphones that use radio freq to transmit. It uses SDR.
Stars: ✭ 657 (+197.29%)
RggenCode generation tool for configuration and status registers
Stars: ✭ 54 (-75.57%)
RustsbiRISC-V Supervisor Binary Interface (RISC-V SBI) implementation in Rust; runs on M-mode; good support for embedded Rust ecosystem
Stars: ✭ 138 (-37.56%)
KastrifreeFree version of the Kastri library
Stars: ✭ 160 (-27.6%)
Veluxi StarterVeluxi Vue.js Starter Project with Nuxt JS and Vuetify
Stars: ✭ 39 (-82.35%)
RcoreRust version of THU uCore OS. Linux compatible.
Stars: ✭ 2,175 (+884.16%)
Bootstrap Star RatingA simple yet powerful JQuery star rating plugin with fractional rating support.
Stars: ✭ 985 (+345.7%)
Ckb VmCKB's vm, based on open source RISC-V ISA
Stars: ✭ 211 (-4.52%)
CapstoneCapstone disassembly/disassembler framework: Core (Arm, Arm64, BPF, EVM, M68K, M680X, MOS65xx, Mips, PPC, RISCV, Sparc, SystemZ, TMS320C64x, Web Assembly, X86, X86_64, XCore) + bindings.
Stars: ✭ 5,374 (+2331.67%)
Tailwindcss RtlEnabling bidirectional support on tailwindcss framework
Stars: ✭ 118 (-46.61%)
SpinalhdlScala based HDL
Stars: ✭ 696 (+214.93%)
Rtlmdrtl markdown editor
Stars: ✭ 152 (-31.22%)
Leku🌍 Map location picker component for Android. Based on Google Maps. An alternative to Google Place Picker.
Stars: ✭ 612 (+176.92%)
Meta RiscvOpenEmbedded/Yocto layer for RISC-V Architecture
Stars: ✭ 114 (-48.42%)
React With DirectionComponents to provide and consume RTL or LTR direction in React
Stars: ✭ 176 (-20.36%)
Rv8RISC-V simulator for x86-64
Stars: ✭ 476 (+115.38%)
LogicCMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.
Stars: ✭ 149 (-32.58%)
Sv TestsTest suite designed to check compliance with the SystemVerilog standard.
Stars: ✭ 108 (-51.13%)
Cv32e40pCV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
Stars: ✭ 458 (+107.24%)
UnicornUnicorn CPU emulator framework (ARM, AArch64, M68K, Mips, Sparc, PowerPC, RiscV, X86)
Stars: ✭ 4,934 (+2132.58%)
Sb Admin2this is an RTL Version of sb-admin2 Template, one of free template series in startbootstrap.com , (download remain file from startbootstrap.com)
Stars: ✭ 107 (-51.58%)
Probe RsA debugging toolset and library for debugging embedded ARM and RISC-V targets on a separate host
Stars: ✭ 435 (+96.83%)
Ncnnncnn is a high-performance neural network inference framework optimized for the mobile platform
Stars: ✭ 13,376 (+5952.49%)
Bootstrap RtlBootstrap RTL Standard 3 and 4
Stars: ✭ 106 (-52.04%)
Bootstrap V4 RtlRTL edition of bootstrap v4 for rtl languages like Farsi and Arabic
Stars: ✭ 430 (+94.57%)
Awesome LearningAwesome Learning - Learn JavaScript and Front-End Fundamentals at your own pace
Stars: ✭ 216 (-2.26%)