GitPlanet

Cheap and reliable Node.js hosting starts at $3/month, and $1/month static HTML hosting

Created with love in Canada, visit hostnodejs.com today

Feel like to post an Ad? Learn Details
All Projects → 1801BM1 → cpu11

1801BM1 / cpu11

Licence: other
Revengineered ancient PDP-11 CPUs, originals and clones

Programming Languages

Verilog
626 projects
Stata
111 projects
python
139335 projects - #7 most used programming language
c
50402 projects - #5 most used programming language
Batchfile
5799 projects
AL
8 projects

Labels

engineeringverilogreverseretrocomputinghdlpdp-11cpucore

Projects that are alternatives of or similar to cpu11

K1801
1801 series ULA reverse engineering
Stars: ✭ 16 (-86.67%)
Mutual labels:  engineering, verilog, reverse
xeda
Cross EDA Abstraction and Automation
Stars: ✭ 25 (-79.17%)
Mutual labels:  verilog, hdl
Gdbghidra
gdbghidra - a visual bridge between a GDB session and GHIDRA
Stars: ✭ 251 (+109.17%)
Mutual labels:  engineering, reverse
virtio
Virtio implementation in SystemVerilog
Stars: ✭ 38 (-68.33%)
Mutual labels:  verilog, hdl
Jbytemod Beta
Java bytecode editor
Stars: ✭ 602 (+401.67%)
Mutual labels:  engineering, reverse
Reverse Engineering
Reverse-Engineered Tools Count-106
Stars: ✭ 94 (-21.67%)
Mutual labels:  engineering, reverse
hdl-tools
Facilitates building open source tools for working with hardware description languages (HDLs)
Stars: ✭ 56 (-53.33%)
Mutual labels:  verilog, hdl
Speech256
An FPGA implementation of a classic 80ies speech synthesizer. Done for the Retro Challenge 2017/10.
Stars: ✭ 51 (-57.5%)
Mutual labels:  verilog, hdl
async fifo
A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog
Stars: ✭ 117 (-2.5%)
Mutual labels:  verilog, hdl
bkbtl
BKBTL emulator, Win32 version.
Stars: ✭ 16 (-86.67%)
Mutual labels:  retrocomputing, pdp-11
vboard
Virtual development board for HDL design
Stars: ✭ 32 (-73.33%)
Mutual labels:  verilog, hdl
Vm80a
i8080 precise replica in Verilog, based on reverse engineering of real die
Stars: ✭ 114 (-5%)
Mutual labels:  verilog, reverse
EDSAC
FPGA Verilog implementation of 1949 EDSAC Computer with animated tape reader, panel, teleprinter and CRT scope
Stars: ✭ 28 (-76.67%)
Mutual labels:  verilog, retrocomputing
Reverse Engineering Tutorials
Some Reverse Engineering Tutorials for Beginners
Stars: ✭ 217 (+80.83%)
Mutual labels:  engineering, reverse
sv-tests
Test suite designed to check compliance with the SystemVerilog standard.
Stars: ✭ 148 (+23.33%)
Mutual labels:  verilog, hdl
gateware-ts
Hardware definition library and environment for designing and building digital hardware for FPGAs, using only open source tools
Stars: ✭ 83 (-30.83%)
Mutual labels:  verilog, hdl
cocotb-bus
Pre-packaged testbenching tools and reusable bus interfaces for cocotb
Stars: ✭ 20 (-83.33%)
Mutual labels:  verilog, hdl
VGChips
Video Game custom chips reverse-engineered from silicon
Stars: ✭ 86 (-28.33%)
Mutual labels:  verilog, hdl
sphinxcontrib-hdl-diagrams
Sphinx Extension which generates various types of diagrams from Verilog code.
Stars: ✭ 37 (-69.17%)
Mutual labels:  verilog, hdl
pdp6
PDP-6 Emulator
Stars: ✭ 47 (-60.83%)
Mutual labels:  verilog, retrocomputing
View All Similar Projects ➔

Abstract

This CPU11 repository contains the results of historical PDP-11 microprocessors reverse engineering.

Typically the results include:

  • high-resolution photos of decapsulated crystals, both for top metal and diffusion layers
  • restored crystal topology in Sprint Layout 6.0 format, can be easily exported to Gerber
  • restored topology in PCAD format
  • restored gate-level schematics in PCAD and pdf formats
  • original asynchronous Verilog-HDL model of processor
  • refactored original Verilog-HDL model to synchronous one to run on real FPGA

There are a few words regarding the reverse engineering process stages:

  • sample decapsulating, milling die from the plastic package with CNC, then etching with 104 percents boiling oleum
  • serialized photographing of die with a motorized metallurgical microscope, hundreds of shots
  • shot stitching, getting the resulting high-resolution panoramic shot
  • removing the top metal layer with a polishing
  • getting the high-resolution panoramic shot of the diffusion layer
  • manual images vectorization - traces, vias, pads, etc.
  • gate recognition
  • transferring vectorized images to PCB CAD system
  • schematic restoration using PCB CAD back annotation
  • manual schematic refactoring into human-readable form
  • writing the original asynchronous Verilog HDL model, with all original schematics specifics
  • simulating and debug the original Verilog HDL model, running PDP-11 factory test software on the model
  • Verilog HDL model refactoring to get synchronous model, running on real FPGA
  • transforming processor-specific bus to standard Wishbone master interface to integrate into SoC

Processors

  • 1801BM1 - USSR microprocessor, no DEC prototype, proprietary die design
  • 1801BM2 - USSR microprocessor, no DEC prototype, proprietary die design
  • 1801BM3 - USSR microprocessor, no DEC prototype, proprietary die design
  • LSI-11 - Soviet 581-series, DEC LSI-11 clone, Western Digital MCP-1600 chipset
  • F-11 - Soviet 1811-series, DEC F-11 clone, DEC DC302/DC303/DC304 "Fonz" chipset
  • M4 - Soviet replica of military LSI-11M, AMD Am2900 bit-slices

PI-test performance

The 1000 signs of Pi calculation test is based on spigot algorithm. The digits are the times in 50Hz ticks. All models were Wishbone-compatible and run on the DE0 board with the same system configurations, software was placed into static memory with zero wait states. LSI-11 was running at 80MHz and results are multiplied by 0.8 to match with other ones. M4 was running at 50MHz and results are multiplied by 0.5. There are three variants of the test with various combinations of supported EIS instructions.

Model Frequency no EIS MUL only MUL/DIV cpm
LSI-11 100MHz(80MHz) 746 422 284 x1
F-11 100MHz 693 429 323 x2
1801BM1A 100MHz 586 --- --- x2
1801BM1Г 100MHz 588 458 --- x2
M4 100MHz(50MHz) 532 275 154 x1
1801BM2 100MHz 340 190 123 x2

Notes: "cpm" means core clocks per microinstruction, how many clocks model takes to execute single microcode instruction. For LSI-11 the four phases c1-c4 were refactored to the single core clock, for F-11 four phases were refactored to two core clocks. In addition the 1801ВМ2 performs the instruction prefetch gaining some boost.

Supported FPGA development boards

The synchronous models are planned to be run (and appropriate sample projects to be included in repo) on the following Development Kits:

Note that the project description data, including the texts, logos, images, and/or trademarks, for each open source project belongs to its rightful owner. If you wish to add or remove any projects, please contact us at [email protected].