VsdflowVSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft their ideas in RTL language, and convert the design to hardware using VSD (RTL-to-GDS) FLOW. VSDFLOW is completely build using OPHW tools, where the user gives input RTL in verilog. From here on the VSDFLOW takes control, RTL is synthesized (using Yosys). The synthesized netlist is given to PNR tool (Qflow) and finally Sign-off is done with STA tool (using Opentimer). The output of the flow is GDSII layout and performance & area metrics of your design. VSDFLOW also provide hooks at all stages for users working at different levels of design flow. It is tested for 30k instance count design like ARM Cortex-M0, and can be further tested for multi-million instance count using hierarchical or glue logic.
Stars: ✭ 82 (-36.92%)
VgasimA Video display simulator
Stars: ✭ 94 (-27.69%)
AntikernelThe Antikernel operating system project
Stars: ✭ 75 (-42.31%)
Oldland CpuOldland CPU - a 32-bit RISC FPGA CPU including RTL + tools
Stars: ✭ 90 (-30.77%)
ConnectalConnectal is a framework for software-driven hardware development.
Stars: ✭ 117 (-10%)
C65gsFPGA-based C64 Accelerator / C65 like computer
Stars: ✭ 79 (-39.23%)
IcegdromAn FPGA based GDROM emulator for the Sega Dreamcast
Stars: ✭ 103 (-20.77%)
NyuziprocessorGPGPU microprocessor architecture
Stars: ✭ 1,351 (+939.23%)
Cpus CaddrFPGA based MIT CADR lisp machine - rewritten in modern verilog - boots and runs
Stars: ✭ 72 (-44.62%)
LivehdLive Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation
Stars: ✭ 110 (-15.38%)
SvlsSystemVerilog language server
Stars: ✭ 119 (-8.46%)
Lpc sniffer tpmA low pin count sniffer for ICEStick - targeting TPM chips
Stars: ✭ 91 (-30%)
A2o Stars: ✭ 107 (-17.69%)
Wujian100 openIC design and development should be faster,simpler and more reliable
Stars: ✭ 1,252 (+863.08%)
Open Register Design ToolTool to generate register RTL, models, and docs using SystemRDL or JSpec input
Stars: ✭ 126 (-3.08%)
CpuA very primitive but hopefully self-educational CPU in Verilog
Stars: ✭ 80 (-38.46%)
Archexp浙江大学计算机体系结构课程实验
Stars: ✭ 104 (-20%)
Ustc RvsocFPGA-based RISC-V CPU+SoC.
Stars: ✭ 77 (-40.77%)
Vm80ai8080 precise replica in Verilog, based on reverse engineering of real die
Stars: ✭ 114 (-12.31%)
ComputerarchitecturelabThis repository is used to release the Labs of Computer Architecture Course from USTC
Stars: ✭ 75 (-42.31%)
SvlintSystemVerilog linter
Stars: ✭ 103 (-20.77%)
Panologic G2Pano Logic G2 Reverse Engineering Project
Stars: ✭ 99 (-23.85%)
Symbiflow ExamplesExample designs showing different ways to use SymbiFlow toolchains.
Stars: ✭ 71 (-45.38%)
Sv TestsTest suite designed to check compliance with the SystemVerilog standard.
Stars: ✭ 108 (-16.92%)
KamikazeLight-weight RISC-V RV32IMC microcontroller core.
Stars: ✭ 94 (-27.69%)
Mips32 Cpu奋战一学期,造台计算机(编译出的bit文件在release中,可以直接食用)
Stars: ✭ 94 (-27.69%)
AutofpgaA utility for Composing FPGA designs from Peripherals
Stars: ✭ 108 (-16.92%)
Picorv32PicoRV32 - A Size-Optimized RISC-V CPU
Stars: ✭ 1,856 (+1327.69%)
Fpga CnnFPGA implementation of Cellular Neural Network (CNN)
Stars: ✭ 91 (-30%)
ReplaceRePlAce global placement tool
Stars: ✭ 109 (-16.15%)
IvtestRegression test suite for Icarus Verilog.
Stars: ✭ 90 (-30.77%)
SurelogSystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST API.
Stars: ✭ 116 (-10.77%)
HoodlumA nicer HDL.
Stars: ✭ 88 (-32.31%)
Hardware CnnA convolutional neural network implemented in hardware (verilog)
Stars: ✭ 107 (-17.69%)
NandlandAll code found on nandland is here. underconstruction.gif
Stars: ✭ 128 (-1.54%)
PonylinkA single-wire bi-directional chip-to-chip interface for FPGAs
Stars: ✭ 80 (-38.46%)
Hdl checkerRepurposing existing HDL tools to help writing better code
Stars: ✭ 103 (-20.77%)
HomotopyHomotopy theory in Coq.
Stars: ✭ 79 (-39.23%)
VscaleVerilog version of Z-scale (deprecated)
Stars: ✭ 116 (-10.77%)
TooobaRISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT
Stars: ✭ 79 (-39.23%)
Fft Dit FpgaVerilog module for calculation of FFT.
Stars: ✭ 104 (-20%)
Displayport verilogA Verilog implementation of DisplayPort protocol for FPGAs
Stars: ✭ 125 (-3.85%)
Orpsoc CoresCore description files for FuseSoC
Stars: ✭ 112 (-13.85%)
MriscvA 32-bit Microcontroller featuring a RISC-V core
Stars: ✭ 101 (-22.31%)
Fpga based cnnFPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.
Stars: ✭ 129 (-0.77%)
MilkymistSoC design for Milkymist One - LM32, DDR SDRAM, 2D TMU, PFPU
Stars: ✭ 127 (-2.31%)
FpganesNES in Verilog
Stars: ✭ 119 (-8.46%)
Raven Picorv32Silicon-validated SoC implementation of the PicoSoc/PicoRV32
Stars: ✭ 110 (-15.38%)
Spatial LangSpatial: "Specify Parameterized Accelerators Through Inordinately Abstract Language"
Stars: ✭ 99 (-23.85%)