All Projects → polyphony-dev → polyphony

polyphony-dev / polyphony

Licence: MIT license
Polyphony is Python based High-Level Synthesis compiler.

Programming Languages

python
139335 projects - #7 most used programming language
c
50402 projects - #5 most used programming language
objective c
16641 projects - #2 most used programming language
C++
36643 projects - #6 most used programming language

Projects that are alternatives of or similar to polyphony

hlsclt
A Vivado HLS Command Line Helper Tool
Stars: ✭ 35 (-61.11%)
Mutual labels:  fpga, high-level-synthesis
PandA-bambu
PandA-bambu public repository
Stars: ✭ 129 (+43.33%)
Mutual labels:  fpga, high-level-synthesis
soap
🎯 soap - Structural Optimisation of Arithmetic Programs
Stars: ✭ 21 (-76.67%)
Mutual labels:  fpga, high-level-synthesis
Xrt
Xilinx Run Time for FPGA
Stars: ✭ 236 (+162.22%)
Mutual labels:  fpga
Forth Cpu
A Forth CPU and System on a Chip, based on the J1, written in VHDL
Stars: ✭ 244 (+171.11%)
Mutual labels:  fpga
fpbinary
Fixed point package for Python.
Stars: ✭ 30 (-66.67%)
Mutual labels:  fpga
vscode-terosHDL
VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!
Stars: ✭ 325 (+261.11%)
Mutual labels:  fpga
Icicle
32-bit RISC-V system on chip for iCE40 and ECP5 FPGAs
Stars: ✭ 234 (+160%)
Mutual labels:  fpga
FPGACosmacELF
A re-creation of a Cosmac ELF computer, Coded in SpinalHDL
Stars: ✭ 31 (-65.56%)
Mutual labels:  fpga
basic-ecp5-pcb
Reference design for Lattice ECP5 FPGA. Featuring Raspberry Pi interface and 6 PMODs
Stars: ✭ 71 (-21.11%)
Mutual labels:  fpga
awesome-hwd-tools
A curated list of awesome open source hardware design tools
Stars: ✭ 42 (-53.33%)
Mutual labels:  fpga
Basic verilog
Must-have verilog systemverilog modules
Stars: ✭ 247 (+174.44%)
Mutual labels:  fpga
kianRiscV
KianRISC-V! No RISC-V, no fun! RISC-V CPU with strong design rules and unittested! CPU you can trust! kianv rv32im risc-v a hdmi soc with harris computer architecture in verilog: multicycle, singlecycle and 5-stage pipelining Processor. Multicycle Soc with firmware that runs raytracer, mandelbrot, 3d hdmi gfx, dma controller, etc.....
Stars: ✭ 167 (+85.56%)
Mutual labels:  fpga
Blueoil
Bring Deep Learning to small devices
Stars: ✭ 244 (+171.11%)
Mutual labels:  fpga
FPGAmp
720p FPGA Media Player (RISC-V + Motion JPEG + SD + HDMI on an Artix 7)
Stars: ✭ 190 (+111.11%)
Mutual labels:  fpga
Convolution network on fpga
CNN acceleration on virtex-7 FPGA with verilog HDL
Stars: ✭ 236 (+162.22%)
Mutual labels:  fpga
vga-clock
Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.
Stars: ✭ 48 (-46.67%)
Mutual labels:  fpga
SpinalDev
Docker Development Environment for SpinalHDL
Stars: ✭ 17 (-81.11%)
Mutual labels:  fpga
Awesome-Retro-Docs
A curated collection of technical documentation for Arcades, Handhelds, Consoles, Computers and MCU’s.
Stars: ✭ 128 (+42.22%)
Mutual labels:  fpga
tiny-tpu
Small-scale Tensor Processing Unit built on an FPGA
Stars: ✭ 61 (-32.22%)
Mutual labels:  fpga
https://travis-ci.org/ktok07b6/polyphony.svg?branch=devel

polyphony

Polyphony is Python based High-Level Synthesis compiler.

Requirements

Python 3.6 or later

Installation

$ pip3 install polyphony

Usage

usage: polyphony [-h] [-o FILE] [-d DIR] [-c CONFIG] [-v] [-D] [-q] [-vd]
[-vm] [-V] source
positional arguments:
source Python source file
optional arguments:
-h, --help show this help message and exit
-o FILE, --output FILE
 output filename (default is "polyphony_out")
-d DIR, --dir DIR
 output directory
-c CONFIG, --config CONFIG
 set configration(json literal or file)
-v, --verbose verbose output
-D, --debug enable debug mode
-q, --quiet suppress warning/error messages
-vd, --verilog_dump
 output vcd file in testbench
-vm, --verilog_monitor
 enable $monitor in testbench
-V, --version print the Polyphony version number

Examples

see https://github.com/ktok07b6/polyphony/tree/master/tests

Note that the project description data, including the texts, logos, images, and/or trademarks, for each open source project belongs to its rightful owner. If you wish to add or remove any projects, please contact us at [email protected].