yatcpuYet another toy CPU.
Stars: ✭ 42 (-52.81%)
Zelda.RISCV.EmulatorA System Level RISCV32 Emulator Over x86_64: capable of booting RISCV Linux
Stars: ✭ 18 (-79.78%)
nuclei-sdkNuclei RISC-V Software Development Kit
Stars: ✭ 65 (-26.97%)
OnyxUNIX-like operating system written in C and C++
Stars: ✭ 52 (-41.57%)
sdfirmUltra light weight small device firmware. Well architected to support MMU, SMP, low power idle. Can be run on various CPU architectures.
Stars: ✭ 2 (-97.75%)
blflashbl602 serial flasher
Stars: ✭ 41 (-53.93%)
SaxonSocSoC based on VexRiscv and ICE40 UP5K
Stars: ✭ 112 (+25.84%)
serval-sosp19This repo contains the artifact for our SOSP'19 paper on Serval
Stars: ✭ 26 (-70.79%)
tree-core-cpuA series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain( chisel, mill, verilator, NEMU, AM and difftest framework, etc) to design and verify.
Stars: ✭ 22 (-75.28%)
riscv-metaRISC-V Instruction Set Metadata
Stars: ✭ 33 (-62.92%)
supervisor-rv计算机组成原理课程 RISC-V 监控程序,支持 32 位和 64 位
Stars: ✭ 93 (+4.49%)
freedom-u-sdkFreedom U Software Development Kit (FUSDK)
Stars: ✭ 246 (+176.4%)
bl602-pacEmbedded Rust's Peripheral Access Crate for BL602 microcontrollers
Stars: ✭ 16 (-82.02%)
tree-core-ideThe next generation integrated development environment for processor design and verification. It has multi-hardware language support, open source IP management and easy-to-use rtl simulation toolset.
Stars: ✭ 79 (-11.24%)
kianRiscVKianRISC-V! No RISC-V, no fun! RISC-V CPU with strong design rules and unittested! CPU you can trust! kianv rv32im risc-v a hdmi soc with harris computer architecture in verilog: multicycle, singlecycle and 5-stage pipelining Processor. Multicycle Soc with firmware that runs raytracer, mandelbrot, 3d hdmi gfx, dma controller, etc.....
Stars: ✭ 167 (+87.64%)
platform-shaktiShakti: development platform for PlatformIO
Stars: ✭ 26 (-70.79%)
Riscv MiniSimple RISC-V 3-stage Pipeline in Chisel
Stars: ✭ 221 (+148.31%)
Ckb VmCKB's vm, based on open source RISC-V ISA
Stars: ✭ 211 (+137.08%)
PpciA compiler for ARM, X86, MSP430, xtensa and more implemented in pure Python
Stars: ✭ 210 (+135.96%)
Riscv FsF# RISC-V Instruction Set formal specification
Stars: ✭ 173 (+94.38%)
DanaDynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel
Stars: ✭ 160 (+79.78%)
Rocket ChipRocket Chip Generator
Stars: ✭ 2,079 (+2235.96%)
Riscv CardAn unofficial reference sheet for RISC-V.
Stars: ✭ 140 (+57.3%)
Rvemu For BookReference implementation for the book "Writing a RISC-V Emulator in Rust".
Stars: ✭ 141 (+58.43%)
RustsbiRISC-V Supervisor Binary Interface (RISC-V SBI) implementation in Rust; runs on M-mode; good support for embedded Rust ecosystem
Stars: ✭ 138 (+55.06%)
RcoreRust version of THU uCore OS. Linux compatible.
Stars: ✭ 2,175 (+2343.82%)
DiosixA lightweight, secure, multiprocessor bare-metal hypervisor written in Rust for RISC-V
Stars: ✭ 116 (+30.34%)
Meta RiscvOpenEmbedded/Yocto layer for RISC-V Architecture
Stars: ✭ 114 (+28.09%)
Neorv32A small and customizable full-scale 32-bit RISC-V soft-core CPU and SoC written in platform-independent VHDL.
Stars: ✭ 106 (+19.1%)
Homebrew Riscvhomebrew (macOS) packages for RISC-V toolchain
Stars: ✭ 105 (+17.98%)
TengineTengine is a lite, high performance, modular inference engine for embedded device
Stars: ✭ 4,012 (+4407.87%)
Ncnnncnn is a high-performance neural network inference framework optimized for the mobile platform
Stars: ✭ 13,376 (+14929.21%)