259 Open source projects that are alternatives of or similar to SiaFpgaMiner

Open source software for chip reverse engineering.

MEGA65 FPGA core

Interface for MSX to Connect and use Raspberry Pi resources

VHDL synthesis (based on ghdl)

Receiving and processing 1080p HDMI audio and video on the Artix 7 FPGA

Claymore.s.Dual.Ethereum.Miner Developer 1%~2% charges redirected to your wallet.

Fletcher: A framework to integrate FPGA accelerators with Apache Arrow

BitTube Miner

A very small msp430-compatible customizable soft-core microcontroller-like processor system written in platform-independent VHDL.

Docker Development Environment for SpinalHDL

A list of papers, docs, codes about model quantization. This repo is aimed to provide the info for model quantization research, we are continuously improving the project. Welcome to PR the works (papers, repositories) that are missed by the repo.

Flexible VHDL library

👇 Add capacitive touch buttons to any FPGA!

UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of FPGA and ASIC – resulting also in significant quality improvement. Community forum: https://forum.uvvm.org/ UVVM.org: https://uvvm.org/

VHDL project to run a simple 8-bit computer very similar to the one built by Ben Eater (see https://eater.net)

Implementation of a Tensor Processing Unit for embedded systems and the IoT.

@elahe-dastan / @1995parham training and testing repository 📚 🤓

OSVVM Utility Library: AlertLogPkg, CoveragePkg, RandomPkg, ScoreboardGenericPkg, MemoryPkg, TbUtilPkg, TranscriptPkg, ...

Profit Switching Miner For HiveOS/Linux- OLD VERSION: Project Moved To SWARM! https://github.com/MaynardMiner/SWARM

Two RX-channel 6 GHz FMCW radar design files

VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!

The Zylin ZPU

🔗 Leptin is a PoW blockchain completely built in Nodejs.

Cosmos OpenSSD + Hardware and Software source distribution

Control your mining rigs remotely.

A small and customizable full-scale 32-bit RISC-V soft-core CPU and SoC written in platform-independent VHDL.

Cross EDA Abstraction and Automation

bladeRF-wiphy is an open-source IEEE 802.11 compatible software defined radio VHDL modem

Decentralized pool for Monero mining

An implementation of DisplayPort protocol for FPGAs

VHDL formatter web online written in typescript

A simple RISC-V processor for use in FPGA designs.

Is Bitcoin cloud mining profitable? Check the notebook to find out! (Not Clickbait)

A hardware h264 video encoder written in VHDL. Designed to be synthesized into an FPGA. Initial testing is using Xilinx tools and FPGAs but it is not specific to Xilinx.

Implementation of argon2 (i, d, id) algorithms with CPU dispatching

Second version of homemade 30 MHz - 6 GHz VNA

ROI Coin "ROI Coin Is Different"

Space Invaders game implemented with VHDL

🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.

Library of VHDL components that are useful in larger designs.

A nice friendly simple and easly customizable GUI for coinhives javascript miner to embed onto websites so users of your site can interact with features of the miner on every single page this javascript miner is to help those who have problems with advertisements/advertising/ads popups banners mobile redirects malvertising/malware etc and provid…

Component video modification for the C64 8-bit computer

Extensible profit switcher for crypto coins and algorithms

VHDL library 4 FPGAs

Mining Pools Made Easy. ⛏ 📦 🏆

Who are the people behind the mining industry in Mozambique? A partial answer can be found by connecting minerals concessions to the people who control the licensed exploration and mining companies. Accessible at: https://ancir.github.io/mozambique/bigshots/

FPGA-based HDMI ambient lighting

Python Cryptonight binding / extension. Monero hash function, proof-of-work, cn_slow_hash()

GBA on FPGA

Tools for running FPGA vendor toolchains with Docker

Various projects for the Nexys4DDR board from Digilent

A parser for Value Change Dump (VCD) files as specified in the IEEE System Verilog 1800-2012 standard.

RISC-V by VectorBlox

Token miner for 0xBitcoin

HDMI Out VHDL code for 7-series Xilinx FPGAs

Use Crypto Webminer JavaScript miner on various Cryptonight | CN-Lite | CN-Fast | CN-Fast2 | CN-Pico | CN-RWZ | CN-UPX2 | CN-Half | CN-Heavy | CN-Saber (BitTube) | Argon2id - Chukwa Stratum Pools

Secure non-custodial cryptocurrency wallet with support for Siacoin (SC) and the Ledger Nano S/X

A Forth CPU and System on a Chip, based on the J1, written in VHDL