GitPlanet

Cheap and reliable Node.js hosting starts at $3/month, and $1/month static HTML hosting

Created with love in Canada, visit hostnodejs.com today

Feel like to post an Ad? Learn Details
All Projects → WukLab → Clio

WukLab / Clio

Licence: MIT License
Clio, ASPLOS'22.

Programming Languages

c
50402 projects - #5 most used programming language
tcl
693 projects
Verilog
626 projects
scala
5932 projects
C++
36643 projects - #6 most used programming language
HTML
75241 projects

Labels

fpgadisaggregationspinalhdllibibverbs

Projects that are alternatives of or similar to Clio

shdl6800
shdl6800: A 6800 processor written in SpinalHDL
Stars: ✭ 22 (-40.54%)
Mutual labels:  fpga, spinalhdl
FPGACosmacELF
A re-creation of a Cosmac ELF computer, Coded in SpinalHDL
Stars: ✭ 31 (-16.22%)
Mutual labels:  fpga, spinalhdl
SpinalDev
Docker Development Environment for SpinalHDL
Stars: ✭ 17 (-54.05%)
Mutual labels:  fpga, spinalhdl
SpinalCrypto
SpinalHDL - Cryptography libraries
Stars: ✭ 36 (-2.7%)
Mutual labels:  fpga, spinalhdl
wbi2c
Wishbone controlled I2C controllers
Stars: ✭ 25 (-32.43%)
Mutual labels:  fpga
Fuxi
Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.
Stars: ✭ 68 (+83.78%)
Mutual labels:  fpga
spector
Spector: An OpenCL FPGA Benchmark Suite
Stars: ✭ 38 (+2.7%)
Mutual labels:  fpga
e-verest
EVEREST: e-Versatile Research Stick for peoples
Stars: ✭ 21 (-43.24%)
Mutual labels:  fpga
riscv-contest-2018
RISCV SoftCPU Contest 2018
Stars: ✭ 14 (-62.16%)
Mutual labels:  fpga
zed face
zedboard上基于FPGA+ARM的人脸识别智能监控系统。关键词：linux，zedboard，arm，fpga，人脸检测，人脸识别。
Stars: ✭ 38 (+2.7%)
Mutual labels:  fpga
PoC-Examples
This repository contains synthesizable examples which use the PoC-Library.
Stars: ✭ 27 (-27.03%)
Mutual labels:  fpga
pygears
HW Design: A Functional Approach
Stars: ✭ 122 (+229.73%)
Mutual labels:  fpga
math
Useful m-scripts for DSP (CIC, FIR, FFT, Fast convolution, Partial Filters etc.)
Stars: ✭ 15 (-59.46%)
Mutual labels:  fpga
JSON-for-VHDL
A JSON library implemented in VHDL.
Stars: ✭ 56 (+51.35%)
Mutual labels:  fpga
UA3REO-DDC-Transceiver
DDC/DUC SDR Tranceiver project
Stars: ✭ 93 (+151.35%)
Mutual labels:  fpga
usbcorev
A full-speed device-side USB peripheral core written in Verilog.
Stars: ✭ 135 (+264.86%)
Mutual labels:  fpga
dblclockfft
A configurable C++ generator of pipelined Verilog FFT cores
Stars: ✭ 147 (+297.3%)
Mutual labels:  fpga
shapool-core
FPGA core for SHA256d mining targeting Lattice iCE40 devices.
Stars: ✭ 19 (-48.65%)
Mutual labels:  fpga
fastvdma
Antmicro's fast, vendor-neutral DMA IP in Chisel
Stars: ✭ 54 (+45.95%)
Mutual labels:  fpga
Alhambra-II-FPGA
🌟 Alhambra II FPGA board
Stars: ✭ 63 (+70.27%)
Mutual labels:  fpga
View All Similar Projects ➔

Clio System

Clio is a disaggregated memory system that virtualizes, protects, and manages disaggregated memory at hardware-based memory nodes. More details in our ASPLOS'22 paper here.

This repo contains Clio's FPGA hardware design, host side software, and testing program.

System Architetcure

The Clio hardware includes a new virtual memory system, a customized network system, and a framework for computation offloading

drawing

Documentation

Clio system has three major parts: the FPGA bitstream part, the ARM SoC part, and the host-side software.

To compile Clio, see Documentation/compile.md.

To run Clio, see Documentation/run.md.

To debug Clio, see Documentation/debug.md.

ASPLOS'22 Artifact Evaluators, please see Documentation/asplos-ae.md.

Repo Layout

High-level layout:

drawing

FPGA side stack layout:

drawing

Host side stack layout:

drawing

License

MIT

Disclaimer

This is a research prototype. Use at your own risk.

Help

Please use Github Issues.

Note that the project description data, including the texts, logos, images, and/or trademarks, for each open source project belongs to its rightful owner. If you wish to add or remove any projects, please contact us at [email protected].