Obijuan / Open Fpga Verilog Tutorial
Licence: gpl-2.0
Learn how to design digital systems and synthesize them into an FPGA using only opensource tools
Stars: ✭ 464
Projects that are alternatives of or similar to Open Fpga Verilog Tutorial
Cascade
A Just-In-Time Compiler for Verilog from VMware Research
Stars: ✭ 413 (-10.99%)
Mutual labels: verilog, fpga
Beagle sdr gps
KiwiSDR: BeagleBone web-accessible shortwave receiver and software-defined GPS
Stars: ✭ 300 (-35.34%)
Mutual labels: verilog, fpga
Speech256
An FPGA implementation of a classic 80ies speech synthesizer. Done for the Retro Challenge 2017/10.
Stars: ✭ 51 (-89.01%)
Mutual labels: fpga, verilog
Verilog
Repository for basic (and not so basic) Verilog blocks with high re-use potential
Stars: ✭ 296 (-36.21%)
Mutual labels: verilog, fpga
super-miyamoto-sprint
Homebrew game for homebrew FPGA game console
Stars: ✭ 48 (-89.66%)
Mutual labels: fpga, verilog
Fpga Imaging Library
An open source library for image processing on FPGA.
Stars: ✭ 325 (-29.96%)
Mutual labels: verilog, fpga
VGChips
Video Game custom chips reverse-engineered from silicon
Stars: ✭ 86 (-81.47%)
Mutual labels: fpga, verilog
intfftk
Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source language - VHDL / Verilog). GNU GPL 3.0.
Stars: ✭ 43 (-90.73%)
Mutual labels: fpga, verilog
dpll
A collection of phase locked loop (PLL) related projects
Stars: ✭ 55 (-88.15%)
Mutual labels: fpga, verilog
Edalize
An abstraction library for interfacing EDA tools
Stars: ✭ 270 (-41.81%)
Mutual labels: verilog, fpga
Deep-DarkFantasy
Global Dark Mode for ALL apps on ANY platforms.
Stars: ✭ 16 (-96.55%)
Mutual labels: fpga, verilog
FPGA-USB-Device
FPGA-based USB-device controller to implement USB-CDC, USB-HID, etc.
Stars: ✭ 29 (-93.75%)
Mutual labels: fpga, verilog
Icezum
🌟 IceZUM Alhambra: an Arduino-like Open FPGA electronic board
Stars: ✭ 280 (-39.66%)
Mutual labels: verilog, fpga
Reduceron
FPGA Haskell machine with game changing performance. Reduceron is Matthew Naylor, Colin Runciman and Jason Reich's high performance FPGA softcore for running lazy functional programs, including hardware garbage collection. Reduceron has been implemented on various FPGAs with clock frequency ranging from 60 to 150 MHz depending on the FPGA. A high degree of parallelism allows Reduceron to implement graph evaluation very efficiently. This fork aims to continue development on this, with a view to practical applications. Comments, questions, etc are welcome.
Stars: ✭ 308 (-33.62%)
Mutual labels: verilog, fpga
Digital Design for FPGAs, with free tools
Learn to design synthesizable digital systems in FPGAs using ONLY free tools #verilog #icestorm #lattice #Linux
Note that the project description data, including the texts, logos, images, and/or trademarks,
for each open source project belongs to its rightful owner.
If you wish to add or remove any projects, please contact us at [email protected].