ultraembedded / Cores
Various HDL (Verilog) IP Cores
Stars: ✭ 271
Projects that are alternatives of or similar to Cores
FPGA-USB-Device
FPGA-based USB-device controller to implement USB-CDC, USB-HID, etc.
Stars: ✭ 29 (-89.3%)
Mutual labels: fpga, usb, rtl, verilog
Logic
CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.
Stars: ✭ 149 (-45.02%)
Mutual labels: verilog, fpga, asic, rtl
Rggen
Code generation tool for configuration and status registers
Stars: ✭ 54 (-80.07%)
Mutual labels: verilog, fpga, asic, rtl
vga-clock
Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.
Stars: ✭ 48 (-82.29%)
Mutual labels: fpga, rtl, verilog
SpinalDev
Docker Development Environment for SpinalHDL
Stars: ✭ 17 (-93.73%)
Mutual labels: fpga, rtl, verilog
Aes
Verilog implementation of the symmetric block cipher AES (Advanced Encryption Standard) as specified in NIST FIPS 197. This implementation supports 128 and 256 bit keys.
Stars: ✭ 131 (-51.66%)
Mutual labels: verilog, fpga, asic
getting-started
List of ideas for getting started with TimVideos projects
Stars: ✭ 50 (-81.55%)
Mutual labels: fpga, usb, verilog
cnn open
A hardware implementation of CNN, written by Verilog and synthesized on FPGA
Stars: ✭ 157 (-42.07%)
Mutual labels: fpga, rtl, verilog
VGChips
Video Game custom chips reverse-engineered from silicon
Stars: ✭ 86 (-68.27%)
Mutual labels: asic, fpga, verilog
Hard-JPEG-LS
FPGA-based JPEG-LS image compressor.
Stars: ✭ 52 (-80.81%)
Mutual labels: fpga, rtl, verilog
hwt
VHDL/Verilog/SystemC code generator, simulator API written in python/c++
Stars: ✭ 145 (-46.49%)
Mutual labels: fpga, rtl, verilog
SpinalCrypto
SpinalHDL - Cryptography libraries
Stars: ✭ 36 (-86.72%)
Mutual labels: fpga, rtl, verilog
usbcorev
A full-speed device-side USB peripheral core written in Verilog.
Stars: ✭ 135 (-50.18%)
Mutual labels: fpga, usb, verilog
Livehd
Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation
Stars: ✭ 110 (-59.41%)
Mutual labels: verilog, fpga, asic
Open Register Design Tool
Tool to generate register RTL, models, and docs using SystemRDL or JSpec input
Stars: ✭ 126 (-53.51%)
Mutual labels: verilog, fpga, asic
sphinxcontrib-hdl-diagrams
Sphinx Extension which generates various types of diagrams from Verilog code.
Stars: ✭ 37 (-86.35%)
Mutual labels: fpga, rtl, verilog
Various HDL (Verilog) IP Cores
Github: http://github.com/ultraembedded/cores
Cloning
This repo contains submodules, to clone them;
git clone --recursive https://github.com/ultraembedded/cores.git
Catalogue
| Name | Description |
|---|---|
| asram16_axi4 | AXI4 -> Async SRAM (16-bit) Interface |
| dbg_bridge | UART -> AXI4 Debug Bridge |
| dvi_framebuffer | DVI/HDMI framebuffer with AXI-4 bus master |
| ftdi_async_bridge | FTDI Asynchronous FIFO Interface (Wishbone) |
| ftdi_bridge | FTDI Asynchronous/Synchronous FIFO Interface (AXI-4) |
| ft60x_axi | FTDI FT601 USB3.0 to high-performance AXI4 bus master |
| i2s | I2S Master |
| irq_ctrl | Simple Linux support interrupt controller |
| sdram | Simple SDRAM Controller (Wishbone) |
| sdram_axi4 | Simple SDRAM Controller (AXI-4) |
| spdif | SPDIF Transmitter |
| spiflash | SPI-Flash XIP Interface |
| spilite_axi4l | SPI-Lite SPI Master Interface |
| uart | UART |
| ulpi_wrapper | ULPI Link Wrapper |
| usb_bridge | USB -> AXI4-Lite Debug Bridge |
| usb_cdc | USB CDC Device |
| usb_device | USB Peripheral Interface |
| usb_fs_phy | USB Full Speed PHY |
| usb_host | USB 1.1 Host Controller |
| usb_sniffer | USB Sniffer |
| usb_serial | USB to UART |
Note that the project description data, including the texts, logos, images, and/or trademarks,
for each open source project belongs to its rightful owner.
If you wish to add or remove any projects, please contact us at [email protected].