GitPlanet

Cheap and reliable Node.js hosting starts at $3/month, and $1/month static HTML hosting

Created with love in Canada, visit hostnodejs.com today

Feel like to post an Ad? Learn Details
All Projects → kuopinghsu → srv32

kuopinghsu / srv32

Licence: MIT license
Simple 3-stage pipeline RISC-V processor

Programming Languages

c
50402 projects - #5 most used programming language
Verilog
626 projects
Makefile
30231 projects
SystemVerilog
227 projects
assembly
5116 projects
C++
36643 projects - #6 most used programming language

Labels

verilogrisc-vrv32im

Projects that are alternatives of or similar to srv32

Scr1
SCR1 is a high-quality open-source RISC-V MCU core in Verilog
Stars: ✭ 393 (+346.59%)
Mutual labels:  verilog, risc-v
Riscy Soc
Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog
Stars: ✭ 59 (-32.95%)
Mutual labels:  verilog, risc-v
Platformio Core
PlatformIO is a professional collaborative platform for embedded development 👽 A place where Developers and Teams have true Freedom! No more vendor lock-in!
Stars: ✭ 5,539 (+6194.32%)
Mutual labels:  verilog, risc-v
spu32
Small Processing Unit 32: A compact RV32I CPU written in Verilog
Stars: ✭ 51 (-42.05%)
Mutual labels:  verilog, risc-v
E200 opensource
This repository hosts the project for open-source hummingbird E203 RISC processor Core.
Stars: ✭ 1,909 (+2069.32%)
Mutual labels:  verilog, risc-v
Riscv
RISC-V CPU Core (RV32IM)
Stars: ✭ 272 (+209.09%)
Mutual labels:  verilog, risc-v
Darkriscv
opensouce RISC-V cpu core implemented in Verilog from scratch in one night!
Stars: ✭ 1,062 (+1106.82%)
Mutual labels:  verilog, risc-v
Fwrisc
Featherweight RISC-V implementation
Stars: ✭ 39 (-55.68%)
Mutual labels:  verilog, risc-v
Tang e203 mini
LicheeTang 蜂鸟E203 Core
Stars: ✭ 135 (+53.41%)
Mutual labels:  verilog, risc-v
Icestation 32
Compact FPGA game console
Stars: ✭ 93 (+5.68%)
Mutual labels:  verilog, risc-v
super-miyamoto-sprint
Homebrew game for homebrew FPGA game console
Stars: ✭ 48 (-45.45%)
Mutual labels:  verilog, risc-v
picorv32 Xilinx
A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz
Stars: ✭ 49 (-44.32%)
Mutual labels:  verilog, risc-v
getting-started
List of ideas for getting started with TimVideos projects
Stars: ✭ 50 (-43.18%)
Mutual labels:  verilog, risc-v
drec-fpga-intro
Materials for "Introduction to FPGA and Verilog" at MIPT DREC
Stars: ✭ 66 (-25%)
Mutual labels:  verilog, risc-v
yarvi
Yet Another RISC-V Implementation
Stars: ✭ 59 (-32.95%)
Mutual labels:  verilog, risc-v
Ustc Rvsoc
FPGA-based RISC-V CPU+SoC.
Stars: ✭ 77 (-12.5%)
Mutual labels:  verilog, risc-v
Biriscv
32-bit Superscalar RISC-V CPU
Stars: ✭ 208 (+136.36%)
Mutual labels:  verilog, risc-v
kianRiscV
KianRISC-V! No RISC-V, no fun! RISC-V CPU with strong design rules and unittested! CPU you can trust! kianv rv32im risc-v a hdmi soc with harris computer architecture in verilog: multicycle, singlecycle and 5-stage pipelining Processor. Multicycle Soc with firmware that runs raytracer, mandelbrot, 3d hdmi gfx, dma controller, etc.....
Stars: ✭ 167 (+89.77%)
Mutual labels:  verilog, rv32im
cnn open
A hardware implementation of CNN, written by Verilog and synthesized on FPGA
Stars: ✭ 157 (+78.41%)
Mutual labels:  verilog
platform-lattice ice40
Lattice iCE40: development platform for PlatformIO
Stars: ✭ 34 (-61.36%)
Mutual labels:  verilog
View All Similar Projects ➔

SRV32 - Simple 3-stage pipeline RISC-V processor

Codacy Badge

This is a simple RISC-V 3-stage pipeline processor and supports FreeRTOS. I wrote this code to understand the RV32IM instruction set, just for fun. The performance is 1.821 DMIPS/MHz and 3.120 Coremark/MHz. This is not a RISC-V core available for production.

Features

  1. Three-stage pipeline processor
  2. RV32IM instruction sets
  3. Pass RV32IM architecture test
  4. Trap exception
  5. Interrupt handler
  6. FreeRTOS support
  7. ISS simulator

Building toolchains

Install RISCV toolchains.

# Ubuntu packages needed:
sudo apt-get install autoconf automake autotools-dev curl libmpc-dev \
    libmpfr-dev libgmp-dev gawk build-essential bison flex texinfo \
    gperf libtool patchutils bc zlib1g-dev git libexpat1-dev python3 \
    python-is-python3

git clone --recursive https://github.com/riscv/riscv-gnu-toolchain
cd riscv-gnu-toolchain

mkdir build; cd build
../configure --prefix=/opt/riscv --with-isa-spec=20191213 \
    --with-multilib-generator="rv32i-ilp32--;rv32im-ilp32--;rv32imac-ilp32--;rv32im_zicsr-ilp32--;rv32imac_zicsr-ilp32--;rv64imac-lp64--;rv64imac_zicsr-lp64--"
make -j$(nproc)

Notes: change the default ISA to 20191213, refer to RISC-V GNU toolchain bumping default ISA spec to 20191213 for detail.

The default tools uses riscv64-unknown-elf-. If you would like to use others toolchains, you can define an environment to override it. For example,

export CROSS_COMPILE=riscv-none-elf-

Therefore, you can use The xPack GNU RISC-V Embedded GCC instead of building a toolchain yourself. It has been changed to default ISA spec to 20192013, but it does not include rv32im_zicsr multlib. The workaround is using -misa-spec=2.2 to force RISC-V GCC using the older ISA spec version. Adding extra CFLAGS as follows.

export EXTRA_CFLAGS="-misa-spec=2.2 -march=rv32im"

Files list

Folder Description
coverage Code coverage report
doc Instruction set document
rtl RTL files
sim Icarus Verilog/Verilator simulation environment
sw Benchmark, diags ... etc.
syn Synthesis environment for Yosys
tests Compliance tests
testbench testbench, memory model
tool ISS (instruction set simulator)

RTL Simulation

Support Verilator (default) and Icarus Verilog.

To run Verilator,

# Ubuntu package needed to run the RTL simulation
sudo apt install verilator

# Modify the Makefile, and set verilator ?= 1
vim sim/Makefile
or
make verilator=1

To run Icarus Verilog,

# Ubuntu package needed to run the RTL simulation
sudo apt install iverilog

# Modify the Makefile, and set verilator ?= 0
vim sim/Makefile
or
make verilator=0

Only running make without parameters will get help.

$ make
make all         build all diags and run the RTL sim
make all-sw      build all diags and run the ISS sim
make tests-all   run all diags and compliance test
make coverage    generate code coverage report
make build       build all diags and the RTL
make dhrystone   build Dhrystone diag and run the RTL sim
make coremark    build Coremark diag and run the RTL sim
make clean       clean
make distclean   clean all

rv32c=1          enable RV32C (default off)
debug=1          enable waveform dump (default off)
coverage=1       enable coverage test (default off)
test_v=[1|2]     run test compliance v1 or v2 (default)

For example

make tests-all             run all tests with test compliance v1
make test_v=2 tests-all    run all tests with test compliance v2
make coverage=1 tests-all  run all tests with code coverage report
make debug=1 hello         run hello with waveform dump

Supports following parameter when running the simulation.

+no-meminit do not memory initialize zero
+dump       dump VCD (Icarus Verilog) / FST (Verilator) file
+trace      generate tracelog

For example, following command will generate the VCD dump.

cd sim && ./sim +dump

Use +trace to generate a trace log, which can be compared with the log file of the ISS simulator to ensure that the RTL simulation is correct.

cd sim && ./sim +trace

ISS (Instruction Set Simulator)

The rvsim is an instruction set simulator (ISS) that can generate trace logs for comparison with RTL simulation results. It can also set parameters of branch penalty to run benchmarks to see the effect of branch penalty. The branch instructions of hardware is two instructions delay for branch penalties.

Usage: rvsim [-h] [-b n] [-p] [-l logfile] file

       --help, -h              help
       --branch n, -b n        branch penalty (default 2)
       --predict, -p           static branch prediction
       --log file, -l file     generate log file

       file                    the elf executable file

The ISS simulator and hardware supports RV32IMC instruction sets. (RV32C is disabled by default to pass conformance test v1)

Benchmarks

This is the RV32IM simulation result in GCC11.

Dhrystone

The call tree generated by graphgen.

Dhrystone

Generated by command 'graphgen -t -r main -i printf,puts,putchar dhrystone.dis'

Dhrystone Benchmark, Version 2.1 (Language: C)

Program compiled without 'register' attribute

Please give the number of runs through the benchmark: 
Execution starts, 100 runs through Dhrystone
Execution ends

Final values of the variables used in the benchmark:

Int_Glob:            5
        should be:   5
Bool_Glob:           1
        should be:   1
Ch_1_Glob:           A
        should be:   A
Ch_2_Glob:           B
        should be:   B
Arr_1_Glob[8]:       7
        should be:   7
Arr_2_Glob[8][7]:    110
        should be:   Number_Of_Runs + 10
Ptr_Glob->
  Ptr_Comp:          149152
        should be:   (implementation-dependent)
  Discr:             0
        should be:   0
  Enum_Comp:         2
        should be:   2
  Int_Comp:          17
        should be:   17
  Str_Comp:          DHRYSTONE PROGRAM, SOME STRING
        should be:   DHRYSTONE PROGRAM, SOME STRING
Next_Ptr_Glob->
  Ptr_Comp:          149152
        should be:   (implementation-dependent), same as above
  Discr:             0
        should be:   0
  Enum_Comp:         1
        should be:   1
  Int_Comp:          18
        should be:   18
  Str_Comp:          DHRYSTONE PROGRAM, SOME STRING
        should be:   DHRYSTONE PROGRAM, SOME STRING
Int_1_Loc:           5
        should be:   5
Int_2_Loc:           13
        should be:   13
Int_3_Loc:           7
        should be:   7
Enum_Loc:            1
        should be:   1
Str_1_Loc:           DHRYSTONE PROGRAM, 1'ST STRING
        should be:   DHRYSTONE PROGRAM, 1'ST STRING
Str_2_Loc:           DHRYSTONE PROGRAM, 2'ND STRING
        should be:   DHRYSTONE PROGRAM, 2'ND STRING

Number_Of_Runs: 100
User_Time: 31250 cycles, 26444 insn
Cycles_Per_Instruction: 1.181
Dhrystones_Per_Second_Per_MHz: 3200
DMIPS_Per_MHz: 1.821

Excuting 100467 instructions, 130379 cycles, 1.298 CPI

Coremark

The call tree generated by graphgen.

Coremark

Generated by command 'graphgen -t -r main -i printf,puts,putchar coremark.dis'

2K performance run parameters for coremark.
CoreMark Size    : 666
Total ticks      : 1282091
Total time (secs): 0.012821
Iterations/Sec   : 311.990335
Iterations       : 4
Compiler version : GCC11.1.0
Compiler flags   : -O3 -march=rv32im -mabi=ilp32 -nostartfiles -nostdlib -L../common -DPERFORMANCE_RUN=1 -fno-common -funroll-loops -finline-functions -falign-functions=16 -falign-jumps=4 -falign-loops=4 -finline-limit=1000 -fno-if-conversion2 -fselective-scheduling -fno-tree-dominator-opts -fno-reg-struct-return -fno-rename-registers --param case-values-threshold=8 -fno-crossjumping -freorder-blocks-and-partition -fno-tree-loop-if-convert -fno-tree-sink -fgcse-sm -fno-strict-overflow   -lc -lm -lgcc -lsys -T ../common/default.ld
Memory location  : STACK
seedcrc          : 0xe9f5
[0]crclist       : 0xe714
[0]crcmatrix     : 0x1fd7
[0]crcstate      : 0x8e3a
[0]crcfinal      : 0x9f95
Correct operation validated. See README.md for run and reporting rules.
CoreMark 1.0 : 311.990335 / GCC11.1.0 -O3 -march=rv32im -mabi=ilp32 -nostartfiles -nostdlib -L../common -DPERFORMANCE_RUN=1 -fno-common -funroll-loops -finline-functions -falign-functions=16 -falign-jumps=4 -falign-loops=4 -finline-limit=1000 -fno-if-conversion2 -fselective-scheduling -fno-tree-dominator-opts -fno-reg-struct-return -fno-rename-registers --param case-values-threshold=8 -fno-crossjumping -freorder-blocks-and-partition -fno-tree-loop-if-convert -fno-tree-sink -fgcse-sm -fno-strict-overflow   -lc -lm -lgcc -lsys -T ../common/default.ld / STACK
CoreMark/MHz: 3.119903

Excuting 1306645 instructions, 1617219 cycles, 1.238 CPI

Note: Coremark requires a total time of more than 10 seconds, but this will result in a longer simulation time. This Coremark value provides a reference when the iteration is 4.

Benchmark with different configurations

Name GCC11 RV32IM GCC11 RV32IM (*1) GCC11 RV32IM (*2)
Dhrystone 1.821 DMIPS/MHz
1.298 CPI		 1.844 DMIPS/MHz
1.158 CPI		 2.151 DMIPS/MHz
1.000 CPI
Coremark 3.120 Coremark/MHz
1.238 CPI		 3.470 Coremark/MHz
1.102 CPI		 3.815 Coremark/MHz
1.000CPI

Note 1: this is a measurement made by ISS simulator for GCC11 with static branch prediction.

Note 2: this is a measurement made by ISS simulator for GCC11 with no branch penalty. This is the best case for single issue and in order execution on RV32IM. The 1.0 CPI is the upper limit of optimal performance.

Note 3: After using LTO (Link Time Optimization), Dhrystone scored an unreasonable score of 3.759 DMIPS/MHz on GCC11 RV32IM. To make the benchmark reasonable, I did not use the -flto option. If the -flto option is used, the score will be higher.

Benchmark with different GCC versions

Benchmark gcc-7.2 gcc-8.3 gcc-9.2 gcc-10.2 gcc-11.1 gcc-12.1
DMIPS/MHz 1.797 1.821 1.821 1.821 1.821 1.792
CoreMark/MHz 3.080 3.060 2.736 2.783 3.120 2.872

Cycles per Instruction Performance

Two instructions branch penalty if branch taken, CPI is 1 for other instructions. The average Cycles per Instruction (CPI) is approximately 1.3 on Dhrystone diag.

This core is three-stage pipeline processors, which is Fetch & Decode (F/D), execution (E) and write back (WB).

  • Register Forwarding

The problem with data hazards, introduced by this sequence of instructions can be solved with a simple hardware technique called forwarding. When the execution result accesses the same register, the execution result is directly forwarded to the next instruction.

Register Forwarding

  • Branch Penalty

When the branch is taken during the execute phase, it needs to flush the instructions that have been fetched into the pipeline, which causes a delay of two instructions, so the extra cost of the branch is two.

Branch Penalty

Memory Interface

One instruction memory and one data memory. The instruction memory is read-only for one read port, while data memory is two port, one for reading and one for writing.

Synthesis

Provide the Yosys synthesis script in the syn folder.

Architecture tests

Architecture test for ISS simulator and RTL. This is the architecture test form RISC-V Foundation Compliance Task Group. The github repository is at https://github.com/riscv-non-isa/riscv-arch-test. Running the following command will clone the repository into tests folder and do the compliance test.

make tests              # run the compliance test for RTL
make tests-sw           # run the compliance test for ISS simulator

Default is to run compliance test v1, run the following command to run compliance test v2.

make test_v=2 tests     # run the compliance test for RTL
make test_v=2 tests-sw  # run the compliance test for ISS simulator

FreeRTOS support

Reference code on https://github.com/kuopinghsu/FreeRTOS-RISCV.

# build FreeRTOS and demo
git clone --recursive https://github.com/kuopinghsu/FreeRTOS-RISCV
cd FreeRTOS-RISCV && make

This is an example to run the "queue" demo.

# make directory
mkdir ${path_of_srv32}/sw/queue

# copy queue.elf
cp Demo/examples/queue.elf ${path_of_srv32}/sw/queue/.

# update the example in sw folder
cd ${path_of_srv32}/sw && make update

# run the example for RTL and ISS simulator
cd ${path_of_srv32} && make queue

Coverage Report

# Ubuntu package needed to generate coverage report
sudo apt install lcov

Following command will generate the code coverage report in coverage/html directory.

% make coverage

This is the coverage report of RTL by lcov, which get 100% code coverage.

coverage

This is the coverage report of ISS.

coverage-ISS

Known issues

  • Memory can not respond non-valid, that is, the memory should always accept the command from CPU.

TO-DO

  • merge the memory interface into one memory for one port
  • static branch predictor
  • support RV32C compress extension
  • serial multiplier and divider
  • Nuttx & Zephyr porting

License

MIT license

Note that the project description data, including the texts, logos, images, and/or trademarks, for each open source project belongs to its rightful owner. If you wish to add or remove any projects, please contact us at [email protected].