All Projects → xiaop1 → Verilog-Practice

xiaop1 / Verilog-Practice

Licence: other
HDLBits website practices & solutions

Programming Languages

Verilog
626 projects
V
68 projects

Projects that are alternatives of or similar to Verilog-Practice

Solutions-to-HDLbits-Verilog-sets
Here are my solutions to HDLbits Verilog problem sets (HDLbits: https://hdlbits.01xz.net/wiki/Main_Page).
Stars: ✭ 57 (-81.96%)
Mutual labels:  verilog, hdlbits
DFFRAM
Standard Cell Library based Memory Compiler using FF/Latch cells
Stars: ✭ 54 (-82.91%)
Mutual labels:  verilog
RNAlbumsPractice
react-native practice albums' project.
Stars: ✭ 15 (-95.25%)
Mutual labels:  practice
vim-hdl
Vim plugin to aid VHDL development (for LSP, see https://github.com/suoto/hdl_checker)
Stars: ✭ 59 (-81.33%)
Mutual labels:  verilog
vericert
A formally verified high-level synthesis tool based on CompCert and written in Coq.
Stars: ✭ 63 (-80.06%)
Mutual labels:  verilog
Competitive-Programming-Solutions
COMPETITIVE PROGRAMMING PRACTICE QUESTIONS
Stars: ✭ 28 (-91.14%)
Mutual labels:  practice
Verilog-Gadget
🔧 Verilog plugin for Sublime Text 2/3. It helps to generate a simple testbench, instantiate a module, insert a user-header, repeat codes with formatted incremental/decremental numbers, etc.
Stars: ✭ 25 (-92.09%)
Mutual labels:  verilog
EDSAC
FPGA Verilog implementation of 1949 EDSAC Computer with animated tape reader, panel, teleprinter and CRT scope
Stars: ✭ 28 (-91.14%)
Mutual labels:  verilog
formal hw verification
Trying to verify Verilog/VHDL designs with formal methods and tools
Stars: ✭ 32 (-89.87%)
Mutual labels:  verilog
GrooveScribe
Sheet Music Creation, Groove Experimentation, and Practice Tool for drummers.
Stars: ✭ 85 (-73.1%)
Mutual labels:  practice
yarvi
Yet Another RISC-V Implementation
Stars: ✭ 59 (-81.33%)
Mutual labels:  verilog
fpga-nn
NN on FPGA
Stars: ✭ 16 (-94.94%)
Mutual labels:  verilog
FPGA RealTime and Static Sobel Edge Detection
Pipelined implementation of Sobel Edge Detection on OV7670 camera and on still images
Stars: ✭ 14 (-95.57%)
Mutual labels:  verilog
Data-Structures-and-Algorithms--A-Comprehensive-Guide
Data Structures & Algorithms - A Comprehensive Guide
Stars: ✭ 15 (-95.25%)
Mutual labels:  practice
MIPS-pipeline-processor
A pipelined implementation of the MIPS processor featuring hazard detection as well as forwarding
Stars: ✭ 92 (-70.89%)
Mutual labels:  verilog
start-machine-learning
A complete guide to start and improve in machine learning (ML), artificial intelligence (AI) in 2022 without ANY background in the field and stay up-to-date with the latest news and state-of-the-art techniques!
Stars: ✭ 3,066 (+870.25%)
Mutual labels:  practice
vcdvcd
Python Verilog value change dump (VCD) parser library + the nifty vcdcat VCD command line pretty printer.
Stars: ✭ 34 (-89.24%)
Mutual labels:  verilog
FA
Репозиторий практик факультета ИТиАБД направления Прикладной Информатики в Финансовом Университете при Правительстве РФ
Stars: ✭ 26 (-91.77%)
Mutual labels:  practice
ZYNQ-NVDLA
NVDLA (An Opensource DL Accelerator Framework) implementation on FPGA.
Stars: ✭ 144 (-54.43%)
Mutual labels:  verilog
avr
Reads a state transition system and performs property checking
Stars: ✭ 41 (-87.03%)
Mutual labels:  verilog

Verilog-Practice

996.icu visitors GitHub stars

There are some HDLBits website practices. And all of them have been verified. I really hope that my practices can help you to realize how Verilog works.

2020.4.22 - 6:09:54: All of the problems are done.

And there is my blog.

At the end, life is fantastic bro.

Star History

Star History Chart

Note that the project description data, including the texts, logos, images, and/or trademarks, for each open source project belongs to its rightful owner. If you wish to add or remove any projects, please contact us at [email protected].