GitPlanet

Cheap and reliable Node.js hosting starts at $3/month, and $1/month static HTML hosting

Created with love in Canada, visit hostnodejs.com today

Feel like to post an Ad? Learn Details
All Projects → jerrylioon → Solutions-to-HDLbits-Verilog-sets

jerrylioon / Solutions-to-HDLbits-Verilog-sets

Licence: other
Here are my solutions to HDLbits Verilog problem sets (HDLbits: https://hdlbits.01xz.net/wiki/Main_Page).

Programming Languages

Verilog
626 projects
V
68 projects

Labels

veriloghdlbits

Projects that are alternatives of or similar to Solutions-to-HDLbits-Verilog-sets

Verilog-Practice
HDLBits website practices & solutions
Stars: ✭ 316 (+454.39%)
Mutual labels:  verilog, hdlbits
OpenROAD-flow-scripts
OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/
Stars: ✭ 124 (+117.54%)
Mutual labels:  verilog
TinyGarble
TinyGarble: Logic Synthesis and Sequential Descriptions for Yao's Garbled Circuits
Stars: ✭ 108 (+89.47%)
Mutual labels:  verilog
ics-adpcm
Programmable multichannel ADPCM decoder for FPGA
Stars: ✭ 18 (-68.42%)
Mutual labels:  verilog
svut
SVUT is a simple framework to create Verilog/SystemVerilog unit tests. Just focus on your tests!
Stars: ✭ 48 (-15.79%)
Mutual labels:  verilog
drec-fpga-intro
Materials for "Introduction to FPGA and Verilog" at MIPT DREC
Stars: ✭ 66 (+15.79%)
Mutual labels:  verilog
tree-core-ide
The next generation integrated development environment for processor design and verification. It has multi-hardware language support, open source IP management and easy-to-use rtl simulation toolset.
Stars: ✭ 79 (+38.6%)
Mutual labels:  verilog
virtio
Virtio implementation in SystemVerilog
Stars: ✭ 38 (-33.33%)
Mutual labels:  verilog
gateware-ts
Hardware definition library and environment for designing and building digital hardware for FPGAs, using only open source tools
Stars: ✭ 83 (+45.61%)
Mutual labels:  verilog
yahdl
A programming language for FPGAs.
Stars: ✭ 20 (-64.91%)
Mutual labels:  verilog
xeda
Cross EDA Abstraction and Automation
Stars: ✭ 25 (-56.14%)
Mutual labels:  verilog
Atalanta
Atalanta is a modified ATPG (Automatic Test Pattern Generation) tool and fault simulator, orginally from VirginiaTech University.
Stars: ✭ 49 (-14.04%)
Mutual labels:  verilog
platform-lattice ice40
Lattice iCE40: development platform for PlatformIO
Stars: ✭ 34 (-40.35%)
Mutual labels:  verilog
vscode-terosHDL
VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!
Stars: ✭ 325 (+470.18%)
Mutual labels:  verilog
PyChip-py-hcl
A Hardware Construct Language
Stars: ✭ 36 (-36.84%)
Mutual labels:  verilog
vga-clock
Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.
Stars: ✭ 48 (-15.79%)
Mutual labels:  verilog
yafpgatetris
Yet Another Tetris on FPGA Implementation
Stars: ✭ 29 (-49.12%)
Mutual labels:  verilog
verilog-vcd-parser
A parser for Value Change Dump (VCD) files as specified in the IEEE System Verilog 1800-2012 standard.
Stars: ✭ 46 (-19.3%)
Mutual labels:  verilog
spu32
Small Processing Unit 32: A compact RV32I CPU written in Verilog
Stars: ✭ 51 (-10.53%)
Mutual labels:  verilog
hdl-tools
Facilitates building open source tools for working with hardware description languages (HDLs)
Stars: ✭ 56 (-1.75%)
Mutual labels:  verilog
View All Similar Projects ➔

Solutions-to-HDLbits-Verilog-set

Here are my solutions to HDLbits Verilog problem set (https://hdlbits.01xz.net/wiki/Main_Page). Due to limited time, these solutions may not be the best. Anyway, if you are a freshman in Verilog or just want to sharpen your coding skill, I hope these will help you a little bit.

Please feel free to contact me for any questions about these solutions. E-mail:[email protected]

ENJOY CODING~

Note that the project description data, including the texts, logos, images, and/or trademarks, for each open source project belongs to its rightful owner. If you wish to add or remove any projects, please contact us at [email protected].