VunitVUnit is a unit testing framework for VHDL/SystemVerilog
Stars: ✭ 438 (+476.32%)
core-v-verifFunctional verification project for the CORE-V family of RISC-V cores.
Stars: ✭ 283 (+272.37%)
PeakRDL-uvmGenerate UVM register model from compiled SystemRDL input
Stars: ✭ 25 (-67.11%)
RiscvRISC-V CPU Core (RV32IM)
Stars: ✭ 272 (+257.89%)
LogicCMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.
Stars: ✭ 149 (+96.05%)
kleverRead-only mirror of the Klever Git repository
Stars: ✭ 18 (-76.32%)
ruby-vpiRuby interface to IEEE 1364-2005 Verilog VPI
Stars: ✭ 15 (-80.26%)
cdcRepository gathering basic modules for CDC purpose
Stars: ✭ 30 (-60.53%)
SwiftyCodeViewFully customizable UI Component for verification codes written in swift with RxSwift support!
Stars: ✭ 86 (+13.16%)
eldaricaThe Eldarica model checker
Stars: ✭ 41 (-46.05%)
RelBinsec/Rel is an extension of Binsec that implements relational symbolic execution for constant-time verification and secret-erasure at binary-level.
Stars: ✭ 27 (-64.47%)
steam-tsSteam integration for TeamSpeak 3
Stars: ✭ 56 (-26.32%)
nnvNeural Network Verification Software Tool
Stars: ✭ 71 (-6.58%)
fingerprintFingerprint is a simple tool that can be used to verify the contents of a directory.
Stars: ✭ 71 (-6.58%)
ILAngA Modeling and Verification Platform for SoCs using ILAs
Stars: ✭ 52 (-31.58%)
email-checkerProvides email verification on the go.
Stars: ✭ 116 (+52.63%)
DFiantDFiant: A Dataflow Hardware Descripition Language
Stars: ✭ 21 (-72.37%)
amcheckcontrib/amcheck from Postgres v11 backported to earlier Postgres versions
Stars: ✭ 74 (-2.63%)
intrepidIntrepyd Model Checker
Stars: ✭ 14 (-81.58%)
UnloadAn advanced automatic speedrun load time remover for community verifiers.
Stars: ✭ 20 (-73.68%)
checkerGolang parameter validation, which can replace go-playground/validator, includes ncluding Cross Field, Map, Slice and Array diving, provides readable,flexible, configurable validation.
Stars: ✭ 62 (-18.42%)
tvip-axiAMBA AXI VIP
Stars: ✭ 129 (+69.74%)
tutoriel wpFrama-C and WP tutorial
Stars: ✭ 31 (-59.21%)
captcha-generatorAn NPM package to generate captcha images that can be used in Discord bots or various other projects
Stars: ✭ 45 (-40.79%)
tezedge-specificationTLA+ specs and models for the TezEdge node's p2p overlay network, shell, and consensus
Stars: ✭ 19 (-75%)
vscode-tlaplusTLA+ language support for Visual Studio Code
Stars: ✭ 213 (+180.26%)
DNNVA Framework for Deep Neural Network Verification
Stars: ✭ 36 (-52.63%)
fastapi-cloudauthSimple integration between FastAPI and cloud authentication services (AWS Cognito, Auth0, Firebase Authentication).
Stars: ✭ 221 (+190.79%)
yoti-java-sdkThe Java SDK for interacting with the Yoti Platform
Stars: ✭ 13 (-82.89%)
react-native-sms-user-consentReact Native wrapper for Android's SMS User Consent API, ready to use in React Native apps with minimum effort.
Stars: ✭ 45 (-40.79%)
fphdlVHDL-2008 Support Library
Stars: ✭ 36 (-52.63%)
graph-vlSelf hosted identity verification layer with GraphQL.
Stars: ✭ 25 (-67.11%)
NeverBounceAPI-PHPThis package provides convenient methods to integrate the NeverBounce API into your project.
Stars: ✭ 22 (-71.05%)
pygearsHW Design: A Functional Approach
Stars: ✭ 122 (+60.53%)
araThe PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 0.10, working as a coprocessor to CORE-V's CVA6 core
Stars: ✭ 116 (+52.63%)
rust-verification-toolsRVT is a collection of tools/libraries to support both static and dynamic verification of Rust programs.
Stars: ✭ 237 (+211.84%)
DLVSafety Verification of Deep Neural Networks
Stars: ✭ 45 (-40.79%)
FreeSpecA framework for implementing and certifying impure computations in Coq
Stars: ✭ 48 (-36.84%)
libsparkcryptoA cryptographic library in SPARK 2014
Stars: ✭ 25 (-67.11%)
pcievhostPCIe (1.0a to 2.0) Virtual host model for verilog
Stars: ✭ 22 (-71.05%)
qwertycoinQwertycoin is a decentralized peer-to-peer protocol for safe payments worldwide.
Stars: ✭ 37 (-51.32%)
RiscvSpecFormalThe RiscvSpecKami package provides SiFive's RISC-V processor model. Built using Coq, this processor model can be used for simulation, model checking, and semantics analysis. The RISC-V processor model can be output as Verilog and simulated/synthesized using standard Verilog tools.
Stars: ✭ 69 (-9.21%)
sv-compInformation to reproduce results from SV-COMP (MOVED, please follow the link)
Stars: ✭ 12 (-84.21%)
cafeobjDevelopment of the CafeOBJ interpreter
Stars: ✭ 25 (-67.11%)
hwtVHDL/Verilog/SystemC code generator, simulator API written in python/c++
Stars: ✭ 145 (+90.79%)
kaniKani Rust Verifier
Stars: ✭ 229 (+201.32%)
moveHome of the Move programming language
Stars: ✭ 125 (+64.47%)
silverDefinition of the Viper intermediate verification language.
Stars: ✭ 28 (-63.16%)
IDVerification"Very simple but works well" Computer Vision based ID verification solution provided by LibraX.
Stars: ✭ 44 (-42.11%)
OpenLaneOpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen, Fault and custom methodology scripts for design exploration and optimization.
Stars: ✭ 548 (+621.05%)
yoti-php-sdkThe PHP SDK for interacting with the Yoti Platform
Stars: ✭ 22 (-71.05%)
muntaFully verified model checker for realtime systems
Stars: ✭ 14 (-81.58%)
vsrl-frameworkThe Verifiably Safe Reinforcement Learning Framework
Stars: ✭ 42 (-44.74%)
YASA🐌Yet Another Simulation Architecture
Stars: ✭ 46 (-39.47%)
INT FP MACINT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.
Stars: ✭ 31 (-59.21%)
in3-legacy[Deprecated] Typescript-version of the IN3 client.
Stars: ✭ 69 (-9.21%)
gemminiBerkeley's Spatial Array Generator
Stars: ✭ 290 (+281.58%)