VGChipsVideo Game custom chips reverse-engineered from silicon
Stars: ✭ 86 (+309.52%)
Mutual labels: asic, fpga, hdl
pygearsHW Design: A Functional Approach
Stars: ✭ 122 (+480.95%)
Mutual labels: asic, fpga, hdl
actACT hardware description language and core tools.
Stars: ✭ 53 (+152.38%)
Mutual labels: dataflow, dataflow-programming, hdl
riscv-cores-listRISC-V Cores, SoC platforms and SoCs
Stars: ✭ 651 (+3000%)
Mutual labels: asic, fpga
xedaCross EDA Abstraction and Automation
Stars: ✭ 25 (+19.05%)
Mutual labels: fpga, hdl
shdl6800shdl6800: A 6800 processor written in SpinalHDL
Stars: ✭ 22 (+4.76%)
Mutual labels: fpga, hdl
Biriscv32-bit Superscalar RISC-V CPU
Stars: ✭ 208 (+890.48%)
Mutual labels: asic, fpga
virtioVirtio implementation in SystemVerilog
Stars: ✭ 38 (+80.95%)
Mutual labels: fpga, hdl
async fifoA dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog
Stars: ✭ 117 (+457.14%)
Mutual labels: fpga, hdl
hdelkWeb-based HDL diagramming tool
Stars: ✭ 51 (+142.86%)
Mutual labels: fpga, hdl
awesome-hwd-toolsA curated list of awesome open source hardware design tools
Stars: ✭ 42 (+100%)
Mutual labels: asic, fpga
Dnai.EditorDnai Editor - Visual Scripting (Node Editor)
Stars: ✭ 117 (+457.14%)
Mutual labels: dataflow, dataflow-programming
gateware-tsHardware definition library and environment for designing and building digital hardware for FPGAs, using only open source tools
Stars: ✭ 83 (+295.24%)
Mutual labels: fpga, hdl
AxiAXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
Stars: ✭ 227 (+980.95%)
Mutual labels: asic, fpga
sphinxcontrib-hdl-diagramsSphinx Extension which generates various types of diagrams from Verilog code.
Stars: ✭ 37 (+76.19%)
Mutual labels: fpga, hdl
AesVerilog implementation of the symmetric block cipher AES (Advanced Encryption Standard) as specified in NIST FIPS 197. This implementation supports 128 and 256 bit keys.
Stars: ✭ 131 (+523.81%)
Mutual labels: asic, fpga
LogicCMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.
Stars: ✭ 149 (+609.52%)
Mutual labels: asic, fpga
PeakRDL-ipxactImport and export IP-XACT XML register models
Stars: ✭ 21 (+0%)
Mutual labels: asic, fpga
