All Projects → Awesome Open Hardware Verification → Similar Projects or Alternatives

1097 Open source projects that are alternatives of or similar to Awesome Open Hardware Verification

Intern
A next-generation code testing stack for JavaScript.
Stars: ✭ 4,326 (+4100%)
Mutual labels:  coverage
Rsyocto
🤖 SoCFPGA: Open Source embedded Linux developed for Intel (ALTERA) SoC-FPGAs (Cyclone V & Arria 10)
Stars: ✭ 41 (-60.19%)
Mutual labels:  verilog
Detect Gpu
Classifies GPUs based on their 3D rendering benchmark score allowing the developer to provide sensible default settings for graphically intensive applications.
Stars: ✭ 460 (+346.6%)
Mutual labels:  hardware
Devel Cover
Code coverage metrics for Perl
Stars: ✭ 91 (-11.65%)
Mutual labels:  coverage
Coveralls Python
Show coverage stats online via coveralls.io
Stars: ✭ 455 (+341.75%)
Mutual labels:  coverage
Vhdl
VHDL Samples
Stars: ✭ 40 (-61.17%)
Mutual labels:  vhdl
Minimig Aga mister
Stars: ✭ 77 (-25.24%)
Mutual labels:  verilog
Critic.sh
Dead simple testing framework for Bash with coverage reporting
Stars: ✭ 429 (+316.5%)
Mutual labels:  coverage
Mojo Base Project
This is the base project for the Mojo. It should be used as the starting point for all projects.
Stars: ✭ 39 (-62.14%)
Mutual labels:  verilog
Sd2snes
SD card based multi-purpose cartridge for the SNES
Stars: ✭ 418 (+305.83%)
Mutual labels:  verilog
Pyusb
USB access for Python
Stars: ✭ 1,377 (+1236.89%)
Mutual labels:  hardware
Ethernet 10ge mac sv uvm tb
SystemVerilog-based UVM testbench for an Ethernet 10GE MAC core
Stars: ✭ 39 (-62.14%)
Mutual labels:  verilog
Golang Ci Template Github Actions
example for golang project using github actions
Stars: ✭ 24 (-76.7%)
Mutual labels:  coverage
Mips Cpu
MIPS CPU implemented in Verilog
Stars: ✭ 409 (+297.09%)
Mutual labels:  verilog
Neural Networks On Silicon
This is originally a collection of papers on neural network accelerators. Now it's more like my selection of research on deep learning and computer architecture.
Stars: ✭ 1,203 (+1067.96%)
Mutual labels:  hardware
Utplsql
Testing Framework for PL/SQL
Stars: ✭ 402 (+290.29%)
Mutual labels:  coverage
Pulsesensorstarterproject
The Best Way to Get Started with your PulseSensor and Arduino
Stars: ✭ 38 (-63.11%)
Mutual labels:  hardware
Hackrf
low cost software radio platform
Stars: ✭ 4,286 (+4061.17%)
Mutual labels:  hardware
Tpu
TPU, The Test Processing Unit. Or Terrible Processing Unit. A simple 16-bit CPU in VHDL for education as to the dataflow within a CPU. Designed to run on miniSpartan6+.
Stars: ✭ 91 (-11.65%)
Mutual labels:  vhdl
Scr1
SCR1 is a high-quality open-source RISC-V MCU core in Verilog
Stars: ✭ 393 (+281.55%)
Mutual labels:  verilog
Open Source Fpga Bitcoin Miner
A completely open source implementation of a Bitcoin Miner for Altera and Xilinx FPGAs. This project hopes to promote the free and open development of FPGA based mining solutions and secure the future of the Bitcoin project as a whole. A binary release is currently available for the Terasic DE2-115 Development Board, and there are compile-able projects for numerous boards.
Stars: ✭ 989 (+860.19%)
Mutual labels:  vhdl
Gcvideo
GameCube Digital AV converter
Stars: ✭ 385 (+273.79%)
Mutual labels:  vhdl
Genesis mister
Sega Genesis for MiSTer
Stars: ✭ 75 (-27.18%)
Mutual labels:  verilog
Gesture recognition
a gesture recognition verification lock
Stars: ✭ 37 (-64.08%)
Mutual labels:  verification
Aws Fpga
Official repository of the AWS EC2 FPGA Hardware and Software Development Kit
Stars: ✭ 1,091 (+959.22%)
Mutual labels:  vhdl
Aoocs
The OpenCores aoOCS SoC is a Wishbone compatible implementation of most of the Amiga Original Chip Set (OCS) and computer functionality. aoOCS is not related in any way with Minimig - it is a new and independent Amiga OCS implementation.
Stars: ✭ 23 (-77.67%)
Mutual labels:  verilog
Openrio
Contains VHDL IP-blocks to create stand-alone RapidIO-endpoints, RapidIO-switches and RapidIO-switches with local endpoints.
Stars: ✭ 23 (-77.67%)
Mutual labels:  vhdl
Ed25519 Dalek
Fast and efficient ed25519 signing and verification in Rust.
Stars: ✭ 383 (+271.84%)
Mutual labels:  verification
Cosa
CoreIR Symbolic Analyzer
Stars: ✭ 35 (-66.02%)
Mutual labels:  verilog
Validate
⚔ Go package for data validation and filtering. support Map, Struct, Form data. Go通用的数据验证与过滤库,使用简单,内置大部分常用验证、过滤器,支持自定义验证器、自定义消息、字段翻译。
Stars: ✭ 378 (+266.99%)
Mutual labels:  verification
Vt52 Fpga
Stars: ✭ 75 (-27.18%)
Mutual labels:  verilog
Mosdepth
fast BAM/CRAM depth calculation for WGS, exome, or targeted sequencing
Stars: ✭ 376 (+265.05%)
Mutual labels:  coverage
Higan Verilog
This is a higan/Verilator co-simulation example/framework
Stars: ✭ 35 (-66.02%)
Mutual labels:  verilog
Certigrad
Bug-free machine learning on stochastic computation graphs
Stars: ✭ 366 (+255.34%)
Mutual labels:  verification
Ddd Tdd Rich Domain Model Dojo Kata
DDD patterns implemented following TDD
Stars: ✭ 91 (-11.65%)
Mutual labels:  coverage
Node Elgato Stream Deck
A Node.js library for interfacing with the Elgato Stream Deck.
Stars: ✭ 359 (+248.54%)
Mutual labels:  hardware
Comparchitecture
Verilog and MIPS simple programs
Stars: ✭ 35 (-66.02%)
Mutual labels:  verilog
Ansible Provisioning
Ansible provisioning framework - a set of modules, plugins, and documentation for provisioning with Ansible
Stars: ✭ 354 (+243.69%)
Mutual labels:  hardware
Pitest
State of the art mutation testing system for the JVM
Stars: ✭ 1,185 (+1050.49%)
Mutual labels:  coverage
Mist Board
Core sources and tools for the MIST board
Stars: ✭ 350 (+239.81%)
Mutual labels:  vhdl
Verilog Utils
native Verilog pcap, littletoe, bcd, xml and hash modules, with Icarus testbenches
Stars: ✭ 33 (-67.96%)
Mutual labels:  verilog
Verilog Axi
Verilog AXI components for FPGA implementation
Stars: ✭ 349 (+238.83%)
Mutual labels:  verilog
Plus
Otto DIY+ ("Otto DIY with steroids" + Bluetooth + APP + switch + sensors + strength +...
Stars: ✭ 100 (-2.91%)
Mutual labels:  hardware
Altcover
Cross-platform coverage gathering and processing tool set for .net/.net core and Mono
Stars: ✭ 344 (+233.98%)
Mutual labels:  coverage
Rverify.js
✅❎ A lightweight image rotation verification plugin.
Stars: ✭ 33 (-67.96%)
Mutual labels:  verification
Stp
Simple Theorem Prover, an efficient SMT solver for bitvectors
Stars: ✭ 341 (+231.07%)
Mutual labels:  verification
Digital Design Lab
Stars: ✭ 74 (-28.16%)
Mutual labels:  vhdl
Sat smt by example
"SAT/SMT by example" free ebook
Stars: ✭ 339 (+229.13%)
Mutual labels:  verification
Pynq Dl
Xilinx Deep Learning IP
Stars: ✭ 84 (-18.45%)
Mutual labels:  vhdl
Perennial
Verifying concurrent crash-safe systems
Stars: ✭ 57 (-44.66%)
Mutual labels:  verification
Fftdemo
A demonstration showing how several components can be compsed to build a simulated spectrogram
Stars: ✭ 23 (-77.67%)
Mutual labels:  verilog
Android Gif Example
Gif RecyclerView in MVP using Dagger 2 + Retrofit 2 + Moshi + RxJava 2 + Glide 4 with JUnit and Espresso tests written in Kotlin + Kotlin DSL!
Stars: ✭ 334 (+224.27%)
Mutual labels:  coverage
Usbserial
Usb serial controller for Android
Stars: ✭ 1,301 (+1163.11%)
Mutual labels:  hardware
Ghw
Golang hardware discovery/inspection library
Stars: ✭ 918 (+791.26%)
Mutual labels:  hardware
Practical Uvm Step By Step
This is the main repository for all the examples for the book Practical UVM
Stars: ✭ 56 (-45.63%)
Mutual labels:  verilog
Floating point library Jhu
VHDL for basic floating-point operations.
Stars: ✭ 22 (-78.64%)
Mutual labels:  vhdl
Cgragenerator
Stars: ✭ 22 (-78.64%)
Mutual labels:  verilog
Hacl Star
HACL*, a formally verified cryptographic library written in F*
Stars: ✭ 1,360 (+1220.39%)
Mutual labels:  verification
Vgasim
A Video display simulator
Stars: ✭ 94 (-8.74%)
Mutual labels:  verilog
Wujian100 open
IC design and development should be faster,simpler and more reliable
Stars: ✭ 1,252 (+1115.53%)
Mutual labels:  verilog
301-360 of 1097 similar projects