Neorv32A small and customizable full-scale 32-bit RISC-V soft-core CPU and SoC written in platform-independent VHDL.
Stars: ✭ 106 (-33.75%)
ChipyardAn Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more
Stars: ✭ 436 (+172.5%)
arvARV: Asynchronous RISC-V Go High-level Functional Model
Stars: ✭ 18 (-88.75%)
VerilogRepository for basic (and not so basic) Verilog blocks with high re-use potential
Stars: ✭ 296 (+85%)
walWAL enables programmable waveform analysis.
Stars: ✭ 36 (-77.5%)
QuasarQuasar 2.0: Chisel equivalent of SweRV-EL2
Stars: ✭ 19 (-88.12%)
Riscv MiniSimple RISC-V 3-stage Pipeline in Chisel
Stars: ✭ 221 (+38.13%)
Ustc RvsocFPGA-based RISC-V CPU+SoC.
Stars: ✭ 77 (-51.87%)
Rocket ChipRocket Chip Generator
Stars: ✭ 2,079 (+1199.38%)
tree-core-cpuA series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain( chisel, mill, verilator, NEMU, AM and difftest framework, etc) to design and verify.
Stars: ✭ 22 (-86.25%)
Scr1SCR1 is a high-quality open-source RISC-V MCU core in Verilog
Stars: ✭ 393 (+145.63%)
Riscv BoomSonicBOOM: The Berkeley Out-of-Order Machine
Stars: ✭ 852 (+432.5%)
SaxonSocSoC based on VexRiscv and ICE40 UP5K
Stars: ✭ 112 (-30%)
AxiAXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
Stars: ✭ 227 (+41.88%)
RiscvSpecFormalThe RiscvSpecKami package provides SiFive's RISC-V processor model. Built using Coq, this processor model can be used for simulation, model checking, and semantics analysis. The RISC-V processor model can be output as Verilog and simulated/synthesized using standard Verilog tools.
Stars: ✭ 69 (-56.87%)
Darkriscvopensouce RISC-V cpu core implemented in Verilog from scratch in one night!
Stars: ✭ 1,062 (+563.75%)
FmberryBuild an open source fm radio station with your raspberry pi
Stars: ✭ 125 (-21.87%)
Chisel3Chisel 3: A Modern Hardware Design Language
Stars: ✭ 2,290 (+1331.25%)
Water Monitoring SystemWater Monitoring System is an IOT based Liquid Level Monitoring system that has mechanisms to keep the user alerted in case of liquid overflow or when tank depletes.
Stars: ✭ 122 (-23.75%)
GpioGo library to do GPIO on systems with /sys/class/gpio (sysfs)
Stars: ✭ 120 (-25%)
Ha4iotOpen Source Home Automation system for .NET
Stars: ✭ 146 (-8.75%)
Rvemu For BookReference implementation for the book "Writing a RISC-V Emulator in Rust".
Stars: ✭ 141 (-11.87%)
BalanduinoGit repository for the Balanduino balancing robot
Stars: ✭ 118 (-26.25%)
SwifitchSwifitch is ESP8266 based relay board that could be used to turn any light or any wall socket into smart one!
Stars: ✭ 117 (-26.87%)
TpmgenieTPM Genie is an I2C bus interposer for discrete Trusted Platform Modules
Stars: ✭ 124 (-22.5%)
VnaUnder development open hardware microwave vector network analyzer
Stars: ✭ 140 (-12.5%)
PolypointIndoor localization based on the DecaWave DW1000.
Stars: ✭ 119 (-25.62%)
Lib PythonBlynk IoT library for Python and Micropython
Stars: ✭ 140 (-12.5%)
Tailwindcss RtlEnabling bidirectional support on tailwindcss framework
Stars: ✭ 118 (-26.25%)
Tailwindcss DirAdds direction (LTR, RTL) variants to your Tailwind project
Stars: ✭ 156 (-2.5%)
ConnectalConnectal is a framework for software-driven hardware development.
Stars: ✭ 117 (-26.87%)
Awesome Vehicle Security🚗 A curated list of resources for learning about vehicle security and car hacking.
Stars: ✭ 1,931 (+1106.88%)
Ncnnncnn is a high-performance neural network inference framework optimized for the mobile platform
Stars: ✭ 13,376 (+8260%)
LelylanOpen Source Lightweight Microservices Architecture for the Internet of Things. For developers.
Stars: ✭ 1,513 (+845.63%)
RustsbiRISC-V Supervisor Binary Interface (RISC-V SBI) implementation in Rust; runs on M-mode; good support for embedded Rust ecosystem
Stars: ✭ 138 (-13.75%)
DiosixA lightweight, secure, multiprocessor bare-metal hypervisor written in Rust for RISC-V
Stars: ✭ 116 (-27.5%)
Meta RiscvOpenEmbedded/Yocto layer for RISC-V Architecture
Stars: ✭ 114 (-28.75%)
OpenfpgaduinoAll open source file and project for OpenFPGAduino project
Stars: ✭ 137 (-14.37%)
Sv TestsTest suite designed to check compliance with the SystemVerilog standard.
Stars: ✭ 108 (-32.5%)
R e c u ran open diy py/pi based video sampler
Stars: ✭ 158 (-1.25%)
Rtlmdrtl markdown editor
Stars: ✭ 152 (-5%)
SoloSolo 1: open security key supporting FIDO2 & U2F over USB + NFC
Stars: ✭ 1,986 (+1141.25%)
Fabscanpi ServerFabScan Pi Open Source 3D Scanner - Server application
Stars: ✭ 137 (-14.37%)
Button2Arduino Library to simplify working with buttons. It allows you to use callback functions to track single, double, triple and long clicks. It also takes care of debouncing.
Stars: ✭ 109 (-31.87%)
UbertoothSoftware, firmware and hardware designs for Ubertooth
Stars: ✭ 1,551 (+869.38%)
MearmLaser cut files for MeArm
Stars: ✭ 134 (-16.25%)
EmbedosEmbedOS - Embedded security testing virtual machine
Stars: ✭ 108 (-32.5%)
Sb Admin2this is an RTL Version of sb-admin2 Template, one of free template series in startbootstrap.com , (download remain file from startbootstrap.com)
Stars: ✭ 107 (-33.12%)
PinlayoutFast Swift Views layouting without auto layout. No magic, pure code, full control and blazing fast. Concise syntax, intuitive, readable & chainable. [iOS/macOS/tvOS/CALayer]
Stars: ✭ 1,870 (+1068.75%)
Bootstrap RtlBootstrap RTL Standard 3 and 4
Stars: ✭ 106 (-33.75%)
Usb Relay HidSoftware for USB-connected relays with HID interface. See the WIKI for more info.
Stars: ✭ 132 (-17.5%)
Homebrew Riscvhomebrew (macOS) packages for RISC-V toolchain
Stars: ✭ 105 (-34.37%)
HydrabusHydraBus an open source multi-tool hardware for researcher, hackers, students, embedded software developers or anyone interested in debugging/hacking/developing/penetration testing
Stars: ✭ 104 (-35%)
LogicCMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.
Stars: ✭ 149 (-6.87%)
Postcss RtlPostCSS plugin for RTL-adaptivity
Stars: ✭ 143 (-10.62%)