466 Open source projects that are alternatives of or similar to Fletcher

RISC-V Cores, SoC platforms and SoCs

Accelerated Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators

The powerful android spinner library for your application

Yet Another RISC-V Implementation

Machine learning in FPGAs using HLS

Fork of OpenVeriFla - FPGA debugging logic analyzer to use with your designs - examples (so far) for ice40/IceStorm

27-Queens Puzzle: Massively Parellel Enumeration and Solution Counting

NN on FPGA

Silice is an open source language that simplifies prototyping and writing algorithms on FPGA architectures.

No description or website provided.

Library of VHDL components that are useful in larger designs.

VT220-compatible console on Cyclone IV EP4CE55F23I7

Project X-Ray Database: XC7 Series

Low-cost ECP5 FPGA development board

VHDL Package for Sublime Text

DMA source and sink blocks for Xilinx Zynq FPGAs

NonTrivial-MIPS is a synthesizable superscalar MIPS processor with branch prediction and FPU support, and it is capable of booting linux.

FPGA+SoC+Linux+Device Tree Overlay+FPGA Manager U-Boot&Linux Kernel&Debian10 Images (for Xilinx:Zynq-Zybo:PYNQ-Z1 Altera:de0-nano-soc)

Simple, orthogonal 32-bit computer architecture and environment

DDC/DUC SDR Tranceiver project

A simple I2C minion in VHDL

A Just-In-Time Compiler for Verilog from VMware Research

Dockerized FPGA toolchain experiments

Official repository of the AWS EC2 FPGA Hardware and Software Development Kit

PDP-6 Emulator

A refreshed Python toolbox for building complex digital hardware

a simple and cheap vector network analyzer, including support software

Upduino v2 with the ice40 up5k FPGA demos

GameCube Digital AV converter

Virtual development board for HDL design

Code generation tool for configuration and status registers

Drop In USB CDC ACM core for iCE40 FPGA

Hardware Description Languages

This repo is for ECE44x (Fall2015-Spring2016)

Repurposing existing HDL tools to help writing better code

Productive and portable performance programming across spatial architectures (FPGAs, etc.) and vector architectures (GPUs, etc.)

A tiny Open POWER ISA softcore written in VHDL 2008

zedboard上基于FPGA+ARM的人脸识别智能监控系统。关键词：linux，zedboard，arm，fpga，人脸检测，人脸识别。

opensouce RISC-V cpu core implemented in Verilog from scratch in one night!

A flexible framework for analyzing and transforming FPGA netlists. Official repository.

Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators

LicheeTang 蜂鸟E203 Core

An Open Source Deep Learning Inference Engine Based on FPGA

GRETA expansion board for the Amiga 500 computer with Fast RAM, microSD mass storage and Ethernet controller, powered by FPGA technology.

Contains VHDL IP-blocks to create stand-alone RapidIO-endpoints, RapidIO-switches and RapidIO-switches with local endpoints.

FPGA core for SHA256d mining targeting Lattice iCE40 devices.

Generator of verilog description for FPGA MobileNet implementation

Generic system-wide modern C++ for heterogeneous platforms with SYCL from Khronos Group

A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog

A wishbone controlled scope for FPGA's

An Verilog implementation of 7-to-1 LVDS Serializer. Which can be used for comunicating FPGAs with LVDS TFT Screens.

Brevitas: quantization-aware training in PyTorch

A List of Free and Open Source Hardware Verification Tools and Frameworks

VHDL for basic floating-point operations.

PhyWhisperer-USB: Hardware USB Trigger

Xilinx Deep Learning IP

Wishbone controlled I2C controllers

HashVoodoo FPGA Bitcoin Miner

A configurable C++ generator of pipelined Verilog FFT cores

Read and write feather files in pure Julia