TinyGarbleTinyGarble: Logic Synthesis and Sequential Descriptions for Yao's Garbled Circuits
Stars: ✭ 108 (-36.09%)
vga-clockShow the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.
Stars: ✭ 48 (-71.6%)
tree-core-ideThe next generation integrated development environment for processor design and verification. It has multi-hardware language support, open source IP management and easy-to-use rtl simulation toolset.
Stars: ✭ 79 (-53.25%)
kianRiscVKianRISC-V! No RISC-V, no fun! RISC-V CPU with strong design rules and unittested! CPU you can trust! kianv rv32im risc-v a hdmi soc with harris computer architecture in verilog: multicycle, singlecycle and 5-stage pipelining Processor. Multicycle Soc with firmware that runs raytracer, mandelbrot, 3d hdmi gfx, dma controller, etc.....
Stars: ✭ 167 (-1.18%)
picorv32 XilinxA picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz
Stars: ✭ 49 (-71.01%)
my hdmi deviceNew clean hdmi implementation for ulx3s, icestick, icoboard, arty7, colorlight i5 and blackicemx! With tmds encoding hacked down from dvi standard. Supports DDR and SRD tranfser!
Stars: ✭ 66 (-60.95%)
SpinalDevDocker Development Environment for SpinalHDL
Stars: ✭ 17 (-89.94%)
fpga-dockerTools for running FPGA vendor toolchains with Docker
Stars: ✭ 54 (-68.05%)
dbgbusA collection of debugging busses developed and presented at zipcpu.com
Stars: ✭ 24 (-85.8%)
COExperiment Repo支持 45 条 MIPS 指令的单周期处理器 -- 计算机组成原理实验 NUAA Spring 2017
Stars: ✭ 23 (-86.39%)
Basic verilogMust-have verilog systemverilog modules
Stars: ✭ 247 (+46.15%)
Project ZiplineDefines a lossless compressed data format that is independent of CPU type, operating system, file system, and character set, and is suitable for compression using the XP10 algorithm.
Stars: ✭ 247 (+46.15%)
Fpga Litecoin MinerA litecoin scrypt miner implemented with FPGA on-chip memory.
Stars: ✭ 245 (+44.97%)
SpispyAn open source SPI flash emulator and monitor
Stars: ✭ 220 (+30.18%)
ZetOpen source implementation of a x86 processor
Stars: ✭ 216 (+27.81%)
Fpusynthesiseable ieee 754 floating point library in verilog
Stars: ✭ 214 (+26.63%)
OpentimerA High-performance Timing Analysis Tool for VLSI Systems
Stars: ✭ 213 (+26.04%)
FluteRISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance
Stars: ✭ 210 (+24.26%)
LitepcieSmall footprint and configurable PCIe core
Stars: ✭ 206 (+21.89%)
Biriscv32-bit Superscalar RISC-V CPU
Stars: ✭ 208 (+23.08%)
Red Pitaya NotesNotes on the Red Pitaya Open Source Instrument
Stars: ✭ 205 (+21.3%)
Verilog 6502A Verilog HDL model of the MOS 6502 CPU
Stars: ✭ 200 (+18.34%)
Fpga nesFPGA-based Nintendo Entertainment System Emulator
Stars: ✭ 199 (+17.75%)
PiccoloRISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)
Stars: ✭ 200 (+18.34%)
RidecoreRIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL.
Stars: ✭ 199 (+17.75%)
Basejump stlBaseJump STL: A Standard Template Library for SystemVerilog
Stars: ✭ 179 (+5.92%)
Openwifi HwFPGA/hardware design of openwifi
Stars: ✭ 181 (+7.1%)
Wb2axipBus bridges and other odds and ends
Stars: ✭ 177 (+4.73%)
FpgaThe USRP™ Hardware Driver FPGA Repository
Stars: ✭ 176 (+4.14%)
AccdnnA compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.
Stars: ✭ 175 (+3.55%)
Tinyfpga B SeriesOpen source design files for the TinyFPGA B-Series boards.
Stars: ✭ 173 (+2.37%)
KestrelThe Kestrel is a family of home-made computers, built as much as possible on open-source technology, and supporting as much as possible the open-source philosophy.
Stars: ✭ 171 (+1.18%)
Verilog I2cVerilog I2C interface for FPGA implementation
Stars: ✭ 171 (+1.18%)
PoprcA Compiler for the Popr Language
Stars: ✭ 170 (+0.59%)
Sv ParserSystemVerilog parser library fully complient with IEEE 1800-2017
Stars: ✭ 169 (+0%)
Fpga Chip8CHIP-8 console on FPGA
Stars: ✭ 169 (+0%)
MetroboyMetroBoy - A playable, circuit-level simulation of an entire Game Boy
Stars: ✭ 169 (+0%)