125 Open source projects that are alternatives of or similar to RISCV_CPU

Small Processing Unit 32: A compact RV32I CPU written in Verilog

720p FPGA Media Player (RISC-V + Motion JPEG + SD + HDMI on an Artix 7)

R3-OS — Experimental static (μITRON-esque) RTOS for deeply embedded systems, testing the limit of Rust's const eval and generics

A toy operating system written in Rust on RISC V(rv32im)

This is a tutorial on standard digital design flow

Yet Another RISC-V Implementation

This Repository invites freelancer friendly neighbourhood developers to contribute to open source .

Fast constant-time AES implementations on 32-bit architectures

A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz

Extendable Translating Instruction Set Simulator

bl_mcu_sdk is MCU software development kit provided by Bouffalo Lab Team for BL602/BL604, BL702/BL704/BL706, BL616/BL618, BL808 and other series of RISC-V based chips in the future.

Mirror; Work-in-progress software-rendering Vulkan implementation

WebRISC-V: A Web-Based Education-Oriented RISC-V Pipeline Simulation Environment [PHP]

中山大学计算机组成原理实验 (2018 秋)：用 Verilog 设计并实现的简易单周期和多周期 CPU

This tutorial provides one example on how a CI (Continuous Integration) workflow with the IAR Build Tools for Linux can be set up on GitHub. The IAR Build Tools on Linux are available for Arm, RISC-V and Renesas (RH850, RL78 and RX).

No-MMU Linux capable RISC-V SoC designed to be useful.

Software, tools, and documentation for RV32-VEGA-Lite platform

ARMv8-A/RISC-V kernel (with UEFI bootloader)

MDEPX — A BSD-style RTOS

A port of FreeRTOS for the RISC-V ISA

A System Level RISCV32 Emulator Over x86_64: capable of booting RISCV Linux

Implementing 32 Verilog Mini Projects. 32 bit adder, Array Multiplier, Barrel Shifter, Binary Divider 16 by 8, Booth Multiplication, CRC Coding, Carry Select and Carry Look Ahead Adder, Carry Skip and Carry Save Adder, Complex Multiplier, Dice Game, FIFO, Fixed Point Adder and Subtractor, Fixed Point Multiplier and Divider, Floating Point IEEE 7…

Simple risc-v emulator, able to run linux, written in C.

32-bit RISC-V system on chip for iCE40 and ECP5 FPGAs

Linear algebra accelerators for RISC-V (published in ICCD 17)

9444 RISC-V 64IMA CPU and related tools and peripherals.

Simple and lightweight source-based multi-platform Linux distribution with musl libc.

Sedna - a pure Java RISC-V emulator.

Simple 3-stage pipeline RISC-V processor

2017级北航计算机学院计算机组成原理课程设计(MIPS CPU)

This is the main repo for Penglai.

A RISC-V simulator

Processor core implementing the base RV32I instruction set of the RISC-V ISA

ARV: Asynchronous RISC-V Go High-level Functional Model

RISC-V Cores, SoC platforms and SoCs

Interesting project，the Fast Real Time Operating Systems( FOS-RTOS)

Materials for "Introduction to FPGA and Verilog" at MIPT DREC

BL602 SDK (Pine64 fork)

Tiny RISC-V virtual machine

Yet another toy CPU.

RISC-V Instruction Set Metadata

Lightweight and performant dynamic binary translation for RISC–V code on x86–64

Functional verification project for the CORE-V family of RISC-V cores.

RISC-V Software Simulation

Universal Cooperative Multithread Lib with real time Scheduler that was designed to work, virtually, into any modern micro controller or Microchip and, also, for user space applications for modern OS (Mac, Linux, Windows) or on FreeRTOS as well. Supports C and C++

Kendryte K210 BSP for RT-Thread

Shakti: development platform for PlatformIO

Nuclei RISC-V Software Development Kit

Global Dark Mode for ALL apps on ANY platforms.

RISC-V RV32I[MAC] emulator with ELF support

Cycle-accurate pre-silicon simulator of RISC-V and MIPS CPUs

MultiZone® Security Enclave for Linux

为推广RISC-V尽些薄力

The Simple 5-staged pipeline RISC-V written in chisel3 for intel FPGA.

A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog

QEMU platform SBI support implementation, using RustSBI

Multi-Platform C code Library for EVE graphics controllers from FTDI / Bridgetek (FT810, FT811, FT812, FT813, BT815, BT816, BT817, BT818)

Verilog generation tool written in Rust

Evaluation board for AllWinner's RISC-V 64 SoC F133/D1s

Bare-metal Forth implementation for RISC-V