GitPlanet

Cheap and reliable Node.js hosting starts at $3/month, and $1/month static HTML hosting

Created with love in Canada, visit hostnodejs.com today

Feel like to post an Ad? Learn Details
All Projects → sudhamshu091 → 32-Verilog-Mini-Projects

sudhamshu091 / 32-Verilog-Mini-Projects

Licence: other
Implementing 32 Verilog Mini Projects. 32 bit adder, Array Multiplier, Barrel Shifter, Binary Divider 16 by 8, Booth Multiplication, CRC Coding, Carry Select and Carry Look Ahead Adder, Carry Skip and Carry Save Adder, Complex Multiplier, Dice Game, FIFO, Fixed Point Adder and Subtractor, Fixed Point Multiplier and Divider, Floating Point IEEE 7…

Programming Languages

Verilog
626 projects
python
139335 projects - #7 most used programming language

Labels

verilogverilog-hdlminiprojectverilog-project

Projects that are alternatives of or similar to 32-Verilog-Mini-Projects

Deep-DarkFantasy
Global Dark Mode for ALL apps on ANY platforms.
Stars: ✭ 16 (-75.76%)
Mutual labels:  verilog, verilog-hdl
async fifo
A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog
Stars: ✭ 117 (+77.27%)
Mutual labels:  verilog, verilog-hdl
shapool-core
FPGA core for SHA256d mining targeting Lattice iCE40 devices.
Stars: ✭ 19 (-71.21%)
Mutual labels:  verilog
FPGA-USB-Device
FPGA-based USB-device controller to implement USB-CDC, USB-HID, etc.
Stars: ✭ 29 (-56.06%)
Mutual labels:  verilog
wbi2c
Wishbone controlled I2C controllers
Stars: ✭ 25 (-62.12%)
Mutual labels:  verilog
getting-started
List of ideas for getting started with TimVideos projects
Stars: ✭ 50 (-24.24%)
Mutual labels:  verilog
verilogAST-cpp
C++17 implementation of an AST for Verilog code generation
Stars: ✭ 14 (-78.79%)
Mutual labels:  verilog
docker
Scripts to build and use docker images including GHDL
Stars: ✭ 27 (-59.09%)
Mutual labels:  verilog
VGChips
Video Game custom chips reverse-engineered from silicon
Stars: ✭ 86 (+30.3%)
Mutual labels:  verilog
mall
优达学城小程序商城
Stars: ✭ 21 (-68.18%)
Mutual labels:  miniproject
1bitSDR
Minimal SDR with Lattice MachXO2 FPGA. And a port to Cyclone3 by Steven Groom
Stars: ✭ 53 (-19.7%)
Mutual labels:  verilog
digital-flow
This is a tutorial on standard digital design flow
Stars: ✭ 28 (-57.58%)
Mutual labels:  verilog-hdl
rapcores
Robotic Application Processor
Stars: ✭ 14 (-78.79%)
Mutual labels:  verilog
sincos
Efficient implementations of the transcendental functions
Stars: ✭ 22 (-66.67%)
Mutual labels:  verilog
super-miyamoto-sprint
Homebrew game for homebrew FPGA game console
Stars: ✭ 48 (-27.27%)
Mutual labels:  verilog
math
Useful m-scripts for DSP (CIC, FIR, FFT, Fast convolution, Partial Filters etc.)
Stars: ✭ 15 (-77.27%)
Mutual labels:  verilog
hwt
VHDL/Verilog/SystemC code generator, simulator API written in python/c++
Stars: ✭ 145 (+119.7%)
Mutual labels:  verilog
intfftk
Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source language - VHDL / Verilog). GNU GPL 3.0.
Stars: ✭ 43 (-34.85%)
Mutual labels:  verilog
ofdm
Chisel Things for OFDM
Stars: ✭ 23 (-65.15%)
Mutual labels:  verilog
Speech256
An FPGA implementation of a classic 80ies speech synthesizer. Done for the Retro Challenge 2017/10.
Stars: ✭ 51 (-22.73%)
Mutual labels:  verilog
View All Similar Projects ➔

32 Verilog Mini Projects

Implementing 32 Verilog Mini Projects. 32 bit adder, Array Multiplier, Barrel Shifter, Binary Divider 16 by 8, Booth Multiplication, CRC Coding, Carry Select and Carry Look Ahead Adder, Carry Skip and Carry Save Adder, Complex Multiplier, Dice Game, FIFO, Fixed Point Adder and Subtractor, Fixed Point Multiplier and Divider, Floating Point IEEE 754 Addition Subtraction, Floating Point IEEE 754 Division, Floating Point IEEE 754 Multiplication, Fraction Multiplier, High Radix Multiplier, I2C and SPI Protocols, LFSR and CFSR, Logarithm Implementation, Mealy and Moore State Machine Implementation of Sequence Detector, Modified Booth Algorithm, Pipelined Multiplier, Restoring and Non Restoring Division, Sequential Multiplier, Shift and Add Binary Multiplier, Traffic Light Controller, Universal_Shift_Register, BCD Adder, Dual Address RAM and Dual Address ROM
I2C and SPI Protocols
I2C Protocol SPI Protocol
SPI_Master SPI_Loopback IEEE 754 Division IEEE 754 Addition Subtraction IEEE 754 Multiplication CRC Coding
CRC_16_parallel CRC_16_serial CRC_32_parallel CRC_32_serial BCD Adder Dual Address ROM Dual Address RAM Restoring and Non Restoring Division Universal Shift Register Barrel Shifter 8bit Booth Multiplier 32 Bit Adder Mealy State Machine for sequence detection Moore State Machine for sequence detection Array Multiplier Carry Skip Adder Carry Select Adder Carry Look Ahead Adder Carry Save Adder Complex Multiplier Logarithm Implementation Traffic_Light_Controller Shift and Add Binary Multiplier Sequential Multiplier Fixed Point Adder Fixed Point Subtractor Fixed Point Multiplier Fixed Point Divider Fraction_Multiplier FIFO LFSR and CFSR
LFSR CFSR Modified Booth Multiplication Pipelined Multiplier High Radix Multiplication

Note that the project description data, including the texts, logos, images, and/or trademarks, for each open source project belongs to its rightful owner. If you wish to add or remove any projects, please contact us at [email protected].