905 Open source projects that are alternatives of or similar to Vexriscv

RISC-V SystemC-TLM simulator

CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform

HW Design: A Functional Approach

Scalene: a high-performance, high-precision CPU, GPU, and memory profiler for Python

Project Planeverb is a CPU based real-time wave-based acoustics engine for games. It comes with an integration with the Unity Engine.

The OpenCores aoOCS SoC is a Wishbone compatible implementation of most of the Amiga Original Chip Set (OCS) and computer functionality. aoOCS is not related in any way with Minimig - it is a new and independent Amiga OCS implementation.

Featherweight RISC-V implementation

A Folding@Home Docker container with GPU support

Design to connect Lattice Ultraplus FPGA to OV7670 Camera Module

A refreshed Python toolbox for building complex digital hardware

🐈 🐈 🐈 Running Cat

Riscv32 CPU Project

Theory of digital signal processing (DSP): signals, filtration (IIR, FIR, CIC, MAF), transforms (FFT, DFT, Hilbert, Z-transform) etc.

⚡ Proof your app maintains 60-ish FPS by collecting data or showing it on screen with this NativeScript plugin!

A demonstration showing how several components can be compsed to build a simulated spectrogram

Implementation of the MC6809 CPU in Python (Extracted from https://github.com/jedie/DragonPy project)

GameCube Digital AV converter

Spector: An OpenCL FPGA Benchmark Suite

Generic FPGA SDRAM controller, originally made for AS4C4M16SA

A macOS application displaying the thermal, voltage and current sensor values.

HashVoodoo FPGA Bitcoin Miner

Community created parallella projects

PCIe (1.0a to 2.0) Virtual host model for verilog

Highly portable Zilog Z80 CPU emulator written in ANSI C

Renderer using C++, Embree and USD to achieve Path Tracing techniques on the CPU

FireSim: Easy-to-use, Scalable, FPGA-accelerated Cycle-accurate Hardware Simulation in the Cloud

SystemVerilog-based UVM testbench for an Ethernet 10GE MAC core

Code, documentation, schematics, notes for my Ben Eater inspired breadboard computer and emulator

Enabling Flexible FPGA High-Level Synthesis of Tensorflow Deep Neural Networks

Real-time binocular stereo vision FPGA system with OV5640 cameras

Project Oberon (New Edition 2013) Unofficial Mirror

MIPS CPU implemented in Verilog

A series of (practise) projects of RISC-V cores. All cores will support at least the I instruction set. Expect bugs/limitations for earlier ones

A Audio Interface for the Zedboard

ILGPU JIT Compiler for high-performance .Net GPU programs

Implementation of LIBELAS in cuda.

A Y86 pipeline CPU simulator in JavaScript.

A Lenet ASIC Accelerator targeting minimum number of cycles

macOS system monitor in your menu bar

Using HDL, from Boolean algebra and elementary logic gates to building a Central Processing Unit, a memory system, and a hardware platform, leading up to a 16-bit general-purpose computer. Then, implementing the modern software hierarchy designed to enable the translation and execution of object-based, high-level languages on a bare-bone computer hardware platform; Including Virtual machine,Compiler and Operating system.

8MB FastRAM Board for the Amiga 500 & Amiga 500+

A deep learning-powered visual navigation engine to enables autonomous navigation of pocket-size quadrotor - running on PULP

Donjon hardware tool for circuits security evaluation

Streaming based VHDL parser.

Parallella board design files

A very simple VGA controller written in verilog

EVEREST: e-Versatile Research Stick for peoples

Curso de 35h sobre el diseño de sistemas digitales usando FPGAs libres, orientado para makers

FPGA/AES/LeNet/VGG16

Real-Time 3D Semantic Reconstruction from 2D data

mystorm sram test

Cross-platform process cpu % and memory usage of a PID

1801 series ULA reverse engineering

SERV - The SErial RISC-V CPU

Java library for parsing and manipulating graph representations of gate-level Verilog netlists

Generic system-wide modern C++ for heterogeneous platforms with SYCL from Khronos Group

RTL, Cmodel, and testbench for NVDLA

CoreFreq is a CPU monitoring software designed for the 64-bits Processors.