All Projects → Vexriscv → Similar Projects or Alternatives

905 Open source projects that are alternatives of or similar to Vexriscv

Darkriscv

opensouce RISC-V cpu core implemented in Verilog from scratch in one night!

Stars: ✭ 1,062 (+2.02%)

Mutual labels: verilog, fpga, cpu, riscv

Ustc Rvsoc

FPGA-based RISC-V CPU+SoC.

Stars: ✭ 77 (-92.6%)

Mutual labels: verilog, fpga, cpu, riscv

J1sc

A reimplementation of a tiny stack CPU

Stars: ✭ 64 (-93.85%)

Mutual labels: verilog, fpga, cpu, vhdl

kianRiscV

KianRISC-V! No RISC-V, no fun! RISC-V CPU with strong design rules and unittested! CPU you can trust! kianv rv32im risc-v a hdmi soc with harris computer architecture in verilog: multicycle, singlecycle and 5-stage pipelining Processor. Multicycle Soc with firmware that runs raytracer, mandelbrot, 3d hdmi gfx, dma controller, etc.....

Stars: ✭ 167 (-83.96%)

Mutual labels: cpu, fpga, riscv, verilog

Neorv32

A small and customizable full-scale 32-bit RISC-V soft-core CPU and SoC written in platform-independent VHDL.

Stars: ✭ 106 (-89.82%)

Mutual labels: fpga, cpu, vhdl, riscv

intfftk

Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source language - VHDL / Verilog). GNU GPL 3.0.

Stars: ✭ 43 (-95.87%)

Mutual labels: fpga, vhdl, verilog

Hrm Cpu

Human Resource Machine - CPU Design #HRM

Stars: ✭ 43 (-95.87%)

Mutual labels: verilog, fpga, cpu

Clash Compiler

Haskell to VHDL/Verilog/SystemVerilog compiler

Stars: ✭ 958 (-7.97%)

Mutual labels: verilog, fpga, vhdl

Riscv

RISC-V CPU Core (RV32IM)

Stars: ✭ 272 (-73.87%)

Mutual labels: verilog, fpga, cpu

Lxp32 Cpu

A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set

Stars: ✭ 27 (-97.41%)

Mutual labels: fpga, cpu, vhdl

F32c

A 32-bit RISC-V / MIPS ISA retargetable CPU core & SoC, 1.63 DMIPS/MHz

Stars: ✭ 338 (-67.53%)

Mutual labels: fpga, vhdl, riscv

Mips Cpu

A MIPS CPU implemented in Verilog

Stars: ✭ 38 (-96.35%)

Mutual labels: verilog, fpga, cpu

yarvi

Yet Another RISC-V Implementation

Stars: ✭ 59 (-94.33%)

Mutual labels: fpga, riscv, verilog

Tinytpu

Implementation of a Tensor Processing Unit for embedded systems and the IoT.

Stars: ✭ 153 (-85.3%)

Mutual labels: verilog, fpga, vhdl

Edalize

An abstraction library for interfacing EDA tools

Stars: ✭ 270 (-74.06%)

Mutual labels: verilog, fpga, vhdl

Cva6

The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux

Stars: ✭ 1,144 (+9.89%)

Mutual labels: fpga, cpu, riscv

Biriscv

32-bit Superscalar RISC-V CPU

Stars: ✭ 208 (-80.02%)

Mutual labels: verilog, fpga, cpu

Riscv vhdl

Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators

Stars: ✭ 356 (-65.8%)

Mutual labels: cpu, vhdl, riscv

Fpga101 Workshop

FPGA 101 - Workshop materials

Stars: ✭ 54 (-94.81%)

Mutual labels: verilog, fpga, riscv

Forth Cpu

A Forth CPU and System on a Chip, based on the J1, written in VHDL

Stars: ✭ 244 (-76.56%)

Mutual labels: fpga, cpu, vhdl

BenEaterVHDL

VHDL project to run a simple 8-bit computer very similar to the one built by Ben Eater (see https://eater.net)

Stars: ✭ 30 (-97.12%)

Mutual labels: cpu, fpga, vhdl

QNICE-FPGA

QNICE-FPGA is a 16-bit computer system for recreational programming built as a fully-fledged System-on-a-Chip in portable VHDL.

Stars: ✭ 51 (-95.1%)

Mutual labels: cpu, fpga, vhdl

fpga-docker

Tools for running FPGA vendor toolchains with Docker

Stars: ✭ 54 (-94.81%)

Mutual labels: fpga, vhdl, verilog

SpinalDev

Docker Development Environment for SpinalHDL

Stars: ✭ 17 (-98.37%)

Mutual labels: fpga, vhdl, verilog

vscode-terosHDL

VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!

Stars: ✭ 325 (-68.78%)

Mutual labels: fpga, vhdl, verilog

Spinalhdl

Scala based HDL

Stars: ✭ 696 (-33.14%)

Mutual labels: verilog, fpga, vhdl

Fuxi

Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.

Stars: ✭ 68 (-93.47%)

Mutual labels: cpu, fpga, riscv

math

Useful m-scripts for DSP (CIC, FIR, FFT, Fast convolution, Partial Filters etc.)

Stars: ✭ 15 (-98.56%)

Mutual labels: fpga, vhdl, verilog

hwt

VHDL/Verilog/SystemC code generator, simulator API written in python/c++

Stars: ✭ 145 (-86.07%)

Mutual labels: fpga, vhdl, verilog

Image Processing

Image Processing Toolbox in Verilog using Basys3 FPGA

Stars: ✭ 31 (-97.02%)

Mutual labels: verilog, fpga, vhdl

SpinalCrypto

SpinalHDL - Cryptography libraries

Stars: ✭ 36 (-96.54%)

Mutual labels: fpga, vhdl, verilog

xeda

Cross EDA Abstraction and Automation

Stars: ✭ 25 (-97.6%)

Mutual labels: fpga, vhdl, verilog

getting-started

List of ideas for getting started with TimVideos projects

Stars: ✭ 50 (-95.2%)

Mutual labels: fpga, vhdl, verilog

Zipcpu

A small, light weight, RISC CPU soft core

Stars: ✭ 640 (-38.52%)

Mutual labels: verilog, fpga, cpu

super-miyamoto-sprint

Homebrew game for homebrew FPGA game console

Stars: ✭ 48 (-95.39%)

Mutual labels: fpga, verilog

docker

Scripts to build and use docker images including GHDL

Stars: ✭ 27 (-97.41%)

Mutual labels: vhdl, verilog

Speech256

An FPGA implementation of a classic 80ies speech synthesizer. Done for the Retro Challenge 2017/10.

Stars: ✭ 51 (-95.1%)

Mutual labels: fpga, verilog

fpga puf

🔑 Technology-agnostic Physical Unclonable Function (PUF) hardware module for any FPGA.

Stars: ✭ 44 (-95.77%)

Mutual labels: fpga, vhdl

simple-riscv

A simple three-stage RISC-V CPU

Stars: ✭ 14 (-98.66%)

Mutual labels: fpga, vhdl

blarney

Haskell library for hardware description

Stars: ✭ 81 (-92.22%)

Mutual labels: fpga, verilog

VGChips

Video Game custom chips reverse-engineered from silicon

Stars: ✭ 86 (-91.74%)

Mutual labels: fpga, verilog

Fake-SDcard

Imitate SDcard using FPGAs.

Stars: ✭ 26 (-97.5%)

Mutual labels: fpga, verilog

Riscv Rust

RISC-V processor emulator written in Rust+WASM

Stars: ✭ 253 (-75.7%)

Mutual labels: cpu, riscv

Ophidian

Ophidian's Mirror Repository on github. https://gitlab.com/eclufsc/eda/ophidian

Stars: ✭ 32 (-96.93%)

Mutual labels: verilog, vhdl

Icestudio

❄️ Visual editor for open FPGA boards

Stars: ✭ 958 (-7.97%)

Mutual labels: verilog, fpga

Icezum

🌟 IceZUM Alhambra: an Arduino-like Open FPGA electronic board

Stars: ✭ 280 (-73.1%)

Mutual labels: verilog, fpga

Iroha

Intermediate Representation Of Hardware Abstraction (LLVM-ish for HLS)

Stars: ✭ 30 (-97.12%)

Mutual labels: verilog, fpga

Hal

HAL – The Hardware Analyzer

Stars: ✭ 298 (-71.37%)

Mutual labels: fpga, vhdl

Openpiton

The OpenPiton Platform

Stars: ✭ 282 (-72.91%)

Mutual labels: verilog, fpga

Zbasic

A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems

Stars: ✭ 27 (-97.41%)

Mutual labels: verilog, fpga

dpll

A collection of phase locked loop (PLL) related projects

Stars: ✭ 55 (-94.72%)

Mutual labels: fpga, verilog

Cores

Various HDL (Verilog) IP Cores

Stars: ✭ 271 (-73.97%)

Mutual labels: verilog, fpga

Verilog

Repository for basic (and not so basic) Verilog blocks with high re-use potential

Stars: ✭ 296 (-71.57%)

Mutual labels: verilog, fpga

Beagle sdr gps

KiwiSDR: BeagleBone web-accessible shortwave receiver and software-defined GPS

Stars: ✭ 300 (-71.18%)

Mutual labels: verilog, fpga

Reduceron

FPGA Haskell machine with game changing performance. Reduceron is Matthew Naylor, Colin Runciman and Jason Reich's high performance FPGA softcore for running lazy functional programs, including hardware garbage collection. Reduceron has been implemented on various FPGAs with clock frequency ranging from 60 to 150 MHz depending on the FPGA. A high degree of parallelism allows Reduceron to implement graph evaluation very efficiently. This fork aims to continue development on this, with a view to practical applications. Comments, questions, etc are welcome.

Stars: ✭ 308 (-70.41%)

Mutual labels: verilog, fpga

Scr1

SCR1 is a high-quality open-source RISC-V MCU core in Verilog

Stars: ✭ 393 (-62.25%)

Mutual labels: verilog, riscv

Awesome Hdl

Hardware Description Languages

Stars: ✭ 385 (-63.02%)

Mutual labels: verilog, vhdl

Cores Swerv

SweRV EH1 core