Top 1 netgen open source projects

OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen, Fault and custom methodology scripts for design exploration and optimization.

✭ 548

Verilog python tcl Dockerfile shell Makefile magic asic rtl verilog vlsi foundry fault yosys klayout caravel netgen system-on-chip openroad openram skywater 130nm soc-design rtl2gds qflow

1-1 of 1 netgen projects