All Projects → OpenROAD-flow-scripts → Similar Projects or Alternatives

496 Open source projects that are alternatives of or similar to OpenROAD-flow-scripts

OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen, Fault and custom methodology scripts for design exploration and optimization.

Stars: ✭ 548 (+341.94%)

Mutual labels: rtl, verilog, openroad

Rggen

Code generation tool for configuration and status registers

Stars: ✭ 54 (-56.45%)

Mutual labels: eda, rtl, verilog

Openroad

OpenROAD's unified application implementing an RTL-to-GDS Flow

Stars: ✭ 270 (+117.74%)

Mutual labels: eda, rtl, verilog

Open Register Design Tool

Tool to generate register RTL, models, and docs using SystemRDL or JSpec input

Stars: ✭ 126 (+1.61%)

Mutual labels: eda, verilog

sv-tests

Test suite designed to check compliance with the SystemVerilog standard.

Stars: ✭ 148 (+19.35%)

Mutual labels: rtl, verilog

Ophidian

Ophidian's Mirror Repository on github. https://gitlab.com/eclufsc/eda/ophidian

Stars: ✭ 32 (-74.19%)

Mutual labels: eda, verilog

virtio

Virtio implementation in SystemVerilog

Stars: ✭ 38 (-69.35%)

Mutual labels: rtl, verilog

hdl-tools

Facilitates building open source tools for working with hardware description languages (HDLs)

Stars: ✭ 56 (-54.84%)

Mutual labels: rtl, verilog

Hard-JPEG-LS

FPGA-based JPEG-LS image compressor.

Stars: ✭ 52 (-58.06%)

Mutual labels: rtl, verilog

xeda

Cross EDA Abstraction and Automation

Stars: ✭ 25 (-79.84%)

Mutual labels: eda, verilog

Verilog

Repository for basic (and not so basic) Verilog blocks with high re-use potential

Stars: ✭ 296 (+138.71%)

Mutual labels: rtl, verilog

Opentimer

A High-performance Timing Analysis Tool for VLSI Systems

Stars: ✭ 213 (+71.77%)

Mutual labels: eda, verilog

FPGA-USB-Device

FPGA-based USB-device controller to implement USB-CDC, USB-HID, etc.

Stars: ✭ 29 (-76.61%)

Mutual labels: rtl, verilog

Spinalhdl

Scala based HDL

Stars: ✭ 696 (+461.29%)

Mutual labels: rtl, verilog

blarney

Haskell library for hardware description

Stars: ✭ 81 (-34.68%)

Mutual labels: rtl, verilog

Logic

CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.

Stars: ✭ 149 (+20.16%)

Mutual labels: rtl, verilog

PyChip-py-hcl

A Hardware Construct Language

Stars: ✭ 36 (-70.97%)

Mutual labels: rtl, verilog

vga-clock

Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.

Stars: ✭ 48 (-61.29%)

Mutual labels: rtl, verilog

Fpga readings

Recipe for FPGA cooking

Stars: ✭ 164 (+32.26%)

Mutual labels: rtl, verilog

Fake-SDcard

Imitate SDcard using FPGAs.

Stars: ✭ 26 (-79.03%)

Mutual labels: rtl, verilog

Cores

Various HDL (Verilog) IP Cores

Stars: ✭ 271 (+118.55%)

Mutual labels: rtl, verilog

Scr1

SCR1 is a high-quality open-source RISC-V MCU core in Verilog

Stars: ✭ 393 (+216.94%)

Mutual labels: rtl, verilog

Darkriscv

opensouce RISC-V cpu core implemented in Verilog from scratch in one night!

Stars: ✭ 1,062 (+756.45%)

Mutual labels: rtl, verilog

Ustc Rvsoc

FPGA-based RISC-V CPU+SoC.

Stars: ✭ 77 (-37.9%)

Mutual labels: rtl, verilog

Sv Tests

Test suite designed to check compliance with the SystemVerilog standard.

Stars: ✭ 108 (-12.9%)

Mutual labels: rtl, verilog

SpinalDev

Docker Development Environment for SpinalHDL

Stars: ✭ 17 (-86.29%)

Mutual labels: rtl, verilog

sphinxcontrib-hdl-diagrams

Sphinx Extension which generates various types of diagrams from Verilog code.

Stars: ✭ 37 (-70.16%)

Mutual labels: rtl, verilog

SpinalCrypto

SpinalHDL - Cryptography libraries

Stars: ✭ 36 (-70.97%)

Mutual labels: rtl, verilog

gdstk

Gdstk (GDSII Tool Kit) is a C++/Python library for creation and manipulation of GDSII and OASIS files.

Stars: ✭ 171 (+37.9%)

Mutual labels: eda, gdsii

wal

WAL enables programmable waveform analysis.

Stars: ✭ 36 (-70.97%)

Mutual labels: eda, rtl

Edalize

An abstraction library for interfacing EDA tools

Stars: ✭ 270 (+117.74%)

Mutual labels: eda, verilog

ofdm

Chisel Things for OFDM

Stars: ✭ 23 (-81.45%)

Mutual labels: rtl, verilog

Openlane

OpenLANE is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen, Fault and custom methodology scripts for design exploration and optimization.

Stars: ✭ 293 (+136.29%)

Mutual labels: rtl, verilog

Skywater Pdk

Open source process design kit for usage with SkyWater Technology Foundry's 130nm node.

Stars: ✭ 1,765 (+1323.39%)

Mutual labels: eda, openroad

gdsfactory

Python package to generate GDS layouts.

Stars: ✭ 38 (-69.35%)

Mutual labels: eda, gdsii

hwt

VHDL/Verilog/SystemC code generator, simulator API written in python/c++

Stars: ✭ 145 (+16.94%)

Mutual labels: rtl, verilog

Chisel3

Chisel 3: A Modern Hardware Design Language

Stars: ✭ 2,290 (+1746.77%)

Mutual labels: rtl, verilog

Vtr Verilog To Routing

Verilog to Routing -- Open Source CAD Flow for FPGA Research

Stars: ✭ 466 (+275.81%)

Mutual labels: eda, verilog

cnn open

A hardware implementation of CNN, written by Verilog and synthesized on FPGA

Stars: ✭ 157 (+26.61%)

Mutual labels: rtl, verilog

Atalanta

Atalanta is a modified ATPG (Automatic Test Pattern Generation) tool and fault simulator, orginally from VirginiaTech University.

Stars: ✭ 49 (-60.48%)

Mutual labels: verilog

Edaviz

edaviz - Python library for Exploratory Data Analysis and Visualization in Jupyter Notebook or Jupyter Lab

Stars: ✭ 220 (+77.42%)

Mutual labels: eda

Inspectdf

🛠️ 📊 Tools for Exploring and Comparing Data Frames

Stars: ✭ 195 (+57.26%)

Mutual labels: eda

verilog-vcd-parser

A parser for Value Change Dump (VCD) files as specified in the IEEE System Verilog 1800-2012 standard.

Stars: ✭ 46 (-62.9%)

Mutual labels: verilog

svut

SVUT is a simple framework to create Verilog/SystemVerilog unit tests. Just focus on your tests!

Stars: ✭ 48 (-61.29%)

Mutual labels: verilog

100 Days Of Ml Code

A day to day plan for this challenge. Covers both theoritical and practical aspects

Stars: ✭ 172 (+38.71%)

Mutual labels: eda

Ditching Excel For Python

Functionalities in Excel translated to Python

Stars: ✭ 172 (+38.71%)

Mutual labels: eda

FIFA-2019-Analysis

This is a project based on the FIFA World Cup 2019 and Analyzes the Performance and Efficiency of Teams, Players, Countries and other related things using Data Analysis and Data Visualizations

Stars: ✭ 28 (-77.42%)

Mutual labels: eda

Rath

自动化数据探索分析和智能可视化设计应用. Automatic insights discovery and visualization for data analysis.

Stars: ✭ 169 (+36.29%)

Mutual labels: eda

platform-lattice ice40

Lattice iCE40: development platform for PlatformIO

Stars: ✭ 34 (-72.58%)

Mutual labels: verilog

ics-adpcm

Programmable multichannel ADPCM decoder for FPGA