938 Open source projects that are alternatives of or similar to SpinalCrypto

Docker Development Environment for SpinalHDL

VHDL/Verilog/SystemC code generator, simulator API written in python/c++

A WebCrypto Polyfill for NodeJS

No description or website provided.

Scala based HDL

An abstraction library for interfacing EDA tools

CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.

Implementation of a Tensor Processing Unit for embedded systems and the IoT.

AES-128 hardware implementation

A hardware implementation of CNN, written by Verilog and synthesized on FPGA

Verilog implementation of the symmetric block cipher AES (Advanced Encryption Standard) as specified in NIST FIPS 197. This implementation supports 128 and 256 bit keys.

Recipe for FPGA cooking

🔐 Fastest crypto library for Deno written in pure Typescript. AES, Blowfish, CAST5, DES, 3DES, HMAC, HKDF, PBKDF2

opensouce RISC-V cpu core implemented in Verilog from scratch in one night!

Virtio implementation in SystemVerilog

Repository for basic (and not so basic) Verilog blocks with high re-use potential

Image Processing Toolbox in Verilog using Basys3 FPGA

Haskell to VHDL/Verilog/SystemVerilog compiler

A native implementation of TLS in Javascript and tools to write crypto-based and network-heavy webapps

FPGA-based JPEG-LS image compressor.

Tools for running FPGA vendor toolchains with Docker

FPGA-based USB-device controller to implement USB-CDC, USB-HID, etc.

Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source language - VHDL / Verilog). GNU GPL 3.0.

Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.

Haskell library for hardware description

Various HDL (Verilog) IP Cores

VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!

[Flutter] 本项目基于flutter_macos_v0.5.8-dev版本采用Dart语言开发。`DYFCryptoProvider`集成了Base64, 32/16 Bits MD5, AES, RSA等算法。(This Flutter project is developed in Dart language based on flutter_macos_v0.5.8-dev. `DYFCryptoProvider` integrates Base64, 32/16 Bits MD5, AES and RSA algorithms.)

Imitate SDcard using FPGAs.

Sphinx Extension which generates various types of diagrams from Verilog code.

Useful m-scripts for DSP (CIC, FIR, FFT, Fast convolution, Partial Filters etc.)

List of ideas for getting started with TimVideos projects

A FPGA friendly 32 bit RISC-V CPU implementation

Cross EDA Abstraction and Automation

CryptoSwift is a growing collection of standard and secure cryptographic algorithms implemented in Swift

A reimplementation of a tiny stack CPU

Code generation tool for configuration and status registers

FPGA-based RISC-V CPU+SoC.

FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.

MOS6581 SID chip emulator in SystemVerilog

Nimssl is a Nim wrapper for the OpenSSL library

LicheeTang 蜂鸟E203 Core

A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog

Small Processing Unit 32: A compact RV32I CPU written in Verilog

open-source IEEE 802.11 WiFi baseband FPGA (chip) design

Space Invaders game implemented with VHDL

A simple, basic, formally verified UART controller

All open source file and project for OpenFPGAduino project

Fletcher: A framework to integrate FPGA accelerators with Apache Arrow

Make HTTP transmissions more secure via RSA+AES, encrypted communication for C/S architecture.

Bus bridges and other odds and ends

Facilitates building open source tools for working with hardware description languages (HDLs)

A Hardware Construct Language

CHIP-8 console on FPGA

FPGA/hardware design of openwifi

An Verilog implementation of 7-to-1 LVDS Serializer. Which can be used for comunicating FPGAs with LVDS TFT Screens.

OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/

HDMI Out VHDL code for 7-series Xilinx FPGAs

Hardware definition library and environment for designing and building digital hardware for FPGAs, using only open source tools

Verilog Generator of Neural Net Digit Detector for FPGA