virtioVirtio implementation in SystemVerilog
Stars: ✭ 38 (+80.95%)
hdl-toolsFacilitates building open source tools for working with hardware description languages (HDLs)
Stars: ✭ 56 (+166.67%)
gateware-tsHardware definition library and environment for designing and building digital hardware for FPGAs, using only open source tools
Stars: ✭ 83 (+295.24%)
Technocrats-HacktoberFestThis Repository invites freelancer friendly neighbourhood developers to contribute to open source .
Stars: ✭ 12 (-42.86%)
shdl6800shdl6800: A 6800 processor written in SpinalHDL
Stars: ✭ 22 (+4.76%)
hBPFhBPF = eBPF in hardware
Stars: ✭ 335 (+1495.24%)
xedaCross EDA Abstraction and Automation
Stars: ✭ 25 (+19.05%)
sv-testsTest suite designed to check compliance with the SystemVerilog standard.
Stars: ✭ 148 (+604.76%)
Speech256An FPGA implementation of a classic 80ies speech synthesizer. Done for the Retro Challenge 2017/10.
Stars: ✭ 51 (+142.86%)
VGChipsVideo Game custom chips reverse-engineered from silicon
Stars: ✭ 86 (+309.52%)
DFiantDFiant: A Dataflow Hardware Descripition Language
Stars: ✭ 21 (+0%)
actACT hardware description language and core tools.
Stars: ✭ 53 (+152.38%)
pygearsHW Design: A Functional Approach
Stars: ✭ 122 (+480.95%)
cocotb-busPre-packaged testbenching tools and reusable bus interfaces for cocotb
Stars: ✭ 20 (-4.76%)
arvARV: Asynchronous RISC-V Go High-level Functional Model
Stars: ✭ 18 (-14.29%)
hdelkWeb-based HDL diagramming tool
Stars: ✭ 51 (+142.86%)
symbolatorHDL symbol generator
Stars: ✭ 123 (+485.71%)
cpu11Revengineered ancient PDP-11 CPUs, originals and clones
Stars: ✭ 120 (+471.43%)
yavhdlYet Another VHDL tool
Stars: ✭ 29 (+38.1%)
vboardVirtual development board for HDL design
Stars: ✭ 32 (+52.38%)
async fifoA dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog
Stars: ✭ 117 (+457.14%)
Deep-DarkFantasyGlobal Dark Mode for ALL apps on ANY platforms.
Stars: ✭ 16 (-23.81%)