All Projects → Openwifi Hw → Similar Projects or Alternatives

881 Open source projects that are alternatives of or similar to Openwifi Hw

Openwifi
open-source IEEE 802.11 WiFi baseband FPGA (chip) design
Stars: ✭ 2,257 (+1146.96%)
Mutual labels:  verilog, fpga, sdr, software-defined-radio, hls
Beagle sdr gps
KiwiSDR: BeagleBone web-accessible shortwave receiver and software-defined GPS
Stars: ✭ 300 (+65.75%)
Mutual labels:  verilog, fpga, sdr
oscimpDigital
OscillatorIMP ecosystem for the digital characterization of ultrastable oscillators and Software Defined Radio (SDR) frontend processing
Stars: ✭ 41 (-77.35%)
Mutual labels:  fpga, sdr, software-defined-radio
Red Pitaya Notes
Notes on the Red Pitaya Open Source Instrument
Stars: ✭ 205 (+13.26%)
Mutual labels:  verilog, fpga, sdr
hwt
VHDL/Verilog/SystemC code generator, simulator API written in python/c++
Stars: ✭ 145 (-19.89%)
Mutual labels:  fpga, hls, verilog
Fpga readings
Recipe for FPGA cooking
Stars: ✭ 164 (-9.39%)
Mutual labels:  verilog, fpga, hls
1bitSDR
Minimal SDR with Lattice MachXO2 FPGA. And a port to Cyclone3 by Steven Groom
Stars: ✭ 53 (-70.72%)
Mutual labels:  fpga, verilog, sdr
Uhd
The USRP™ Hardware Driver Repository
Stars: ✭ 544 (+200.55%)
Mutual labels:  verilog, fpga, sdr
Tinytpu
Implementation of a Tensor Processing Unit for embedded systems and the IoT.
Stars: ✭ 153 (-15.47%)
Mutual labels:  verilog, fpga
Clash Compiler
Haskell to VHDL/Verilog/SystemVerilog compiler
Stars: ✭ 958 (+429.28%)
Mutual labels:  verilog, fpga
Higan Verilog
This is a higan/Verilator co-simulation example/framework
Stars: ✭ 35 (-80.66%)
Mutual labels:  verilog, fpga
Gnss Sdr
GNSS-SDR, an open-source software-defined GNSS receiver
Stars: ✭ 801 (+342.54%)
Mutual labels:  sdr, software-defined-radio
Openwebrx
Open source, multi-user SDR receiver software with a web interface
Stars: ✭ 813 (+349.17%)
Mutual labels:  sdr, software-defined-radio
Fpga Chip8
CHIP-8 console on FPGA
Stars: ✭ 169 (-6.63%)
Mutual labels:  verilog, fpga
Iroha
Intermediate Representation Of Hardware Abstraction (LLVM-ish for HLS)
Stars: ✭ 30 (-83.43%)
Mutual labels:  verilog, fpga
Wbscope
A wishbone controlled scope for FPGA's
Stars: ✭ 50 (-72.38%)
Mutual labels:  verilog, fpga
Vexriscv
A FPGA friendly 32 bit RISC-V CPU implementation
Stars: ✭ 1,041 (+475.14%)
Mutual labels:  verilog, fpga
Electron
A mixed signal netlist language (pre-alpha)
Stars: ✭ 52 (-71.27%)
Mutual labels:  verilog, fpga
Halide Hls
HLS branch of Halide
Stars: ✭ 59 (-67.4%)
Mutual labels:  fpga, hls
Mips Cpu
A MIPS CPU implemented in Verilog
Stars: ✭ 38 (-79.01%)
Mutual labels:  verilog, fpga
Rggen
Code generation tool for configuration and status registers
Stars: ✭ 54 (-70.17%)
Mutual labels:  verilog, fpga
Pysdr
A guide for using Python as a software-defined radio (SDR) framework, for extremely rapid development of SDR apps/research with beautiful GUIs
Stars: ✭ 60 (-66.85%)
Mutual labels:  sdr, software-defined-radio
Core jpeg
High throughput JPEG decoder in Verilog for FPGA
Stars: ✭ 64 (-64.64%)
Mutual labels:  verilog, fpga
Tinysdr
First SDR platform for IoT networks
Stars: ✭ 78 (-56.91%)
Mutual labels:  sdr, software-defined-radio
Ustc Rvsoc
FPGA-based RISC-V CPU+SoC.
Stars: ✭ 77 (-57.46%)
Mutual labels:  verilog, fpga
Icestation 32
Compact FPGA game console
Stars: ✭ 93 (-48.62%)
Mutual labels:  verilog, fpga
Pagermon
Multimon-ng pager message parser and viewer
Stars: ✭ 154 (-14.92%)
Mutual labels:  sdr, software-defined-radio
Pipecnn
An OpenCL-based FPGA Accelerator for Convolutional Neural Networks
Stars: ✭ 775 (+328.18%)
Mutual labels:  fpga, hls
Zbasic
A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems
Stars: ✭ 27 (-85.08%)
Mutual labels:  verilog, fpga
Hdl
HDL libraries and projects
Stars: ✭ 727 (+301.66%)
Mutual labels:  verilog, fpga
Plutosdr Fw
PlutoSDR Firmware
Stars: ✭ 151 (-16.57%)
Mutual labels:  fpga, sdr
Icestudio
❄️ Visual editor for open FPGA boards
Stars: ✭ 958 (+429.28%)
Mutual labels:  verilog, fpga
Image Processing
Image Processing Toolbox in Verilog using Basys3 FPGA
Stars: ✭ 31 (-82.87%)
Mutual labels:  verilog, fpga
Spinalhdl
Scala based HDL
Stars: ✭ 696 (+284.53%)
Mutual labels:  verilog, fpga
Logic
CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.
Stars: ✭ 149 (-17.68%)
Mutual labels:  verilog, fpga
Hrm Cpu
Human Resource Machine - CPU Design #HRM
Stars: ✭ 43 (-76.24%)
Mutual labels:  verilog, fpga
Darkriscv
opensouce RISC-V cpu core implemented in Verilog from scratch in one night!
Stars: ✭ 1,062 (+486.74%)
Mutual labels:  verilog, fpga
Rsyocto
🤖 SoCFPGA: Open Source embedded Linux developed for Intel (ALTERA) SoC-FPGAs (Cyclone V & Arria 10)
Stars: ✭ 41 (-77.35%)
Mutual labels:  verilog, fpga
Airspy Fmradion
Software decoder for FM/AM broadcast radio with AirSpy R2 / Mini, Airspy HF+, and RTL-SDR
Stars: ✭ 59 (-67.4%)
Mutual labels:  sdr, software-defined-radio
Fpga101 Workshop
FPGA 101 - Workshop materials
Stars: ✭ 54 (-70.17%)
Mutual labels:  verilog, fpga
Qspectrumanalyzer
Spectrum analyzer for multiple SDR platforms (PyQtGraph based GUI for soapy_power, hackrf_sweep, rtl_power, rx_power and other backends)
Stars: ✭ 677 (+274.03%)
Mutual labels:  sdr, software-defined-radio
Dumpvdl2
VDL Mode 2 message decoder and protocol analyzer
Stars: ✭ 100 (-44.75%)
Mutual labels:  sdr, software-defined-radio
Centsdr
CentSDR: tiny handheld standalone software defined receiver with LCD display.
Stars: ✭ 76 (-58.01%)
Mutual labels:  sdr, software-defined-radio
Antikernel
The Antikernel operating system project
Stars: ✭ 75 (-58.56%)
Mutual labels:  verilog, fpga
Soapy power
Obtain power spectrum from SoapySDR devices (RTL-SDR, Airspy, SDRplay, HackRF, bladeRF, USRP, LimeSDR, etc.)
Stars: ✭ 88 (-51.38%)
Mutual labels:  sdr, software-defined-radio
Symbiflow Examples
Example designs showing different ways to use SymbiFlow toolchains.
Stars: ✭ 71 (-60.77%)
Mutual labels:  verilog, fpga
Nyuziprocessor
GPGPU microprocessor architecture
Stars: ✭ 1,351 (+646.41%)
Mutual labels:  verilog, fpga
Pp4fpgas Cn Hls
HLS Project of pp4fpgas - https://github.com/xupsh/pp4fpgas-cn
Stars: ✭ 97 (-46.41%)
Mutual labels:  fpga, hls
Jt gng
CAPCOM arcade hardware accurately replicated on MiST and MiSTer FPGA platforms. It covers Ghosts'n Goblins, 1942, 1943, Commando, F1-Dream, GunSmoke, Tiger Road, Black Tiger, Bionic Commando, Higemaru, Street Fighter and Vulgus.
Stars: ✭ 65 (-64.09%)
Mutual labels:  verilog, fpga
Livehd
Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation
Stars: ✭ 110 (-39.23%)
Mutual labels:  verilog, fpga
Vgasim
A Video display simulator
Stars: ✭ 94 (-48.07%)
Mutual labels:  verilog, fpga
Autofpga
A utility for Composing FPGA designs from Peripherals
Stars: ✭ 108 (-40.33%)
Mutual labels:  verilog, fpga
Vm80a
i8080 precise replica in Verilog, based on reverse engineering of real die
Stars: ✭ 114 (-37.02%)
Mutual labels:  verilog, fpga
Gemm hls
Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.
Stars: ✭ 134 (-25.97%)
Mutual labels:  fpga, hls
Aes
Verilog implementation of the symmetric block cipher AES (Advanced Encryption Standard) as specified in NIST FIPS 197. This implementation supports 128 and 256 bit keys.
Stars: ✭ 131 (-27.62%)
Mutual labels:  verilog, fpga
Wbuart32
A simple, basic, formally verified UART controller
Stars: ✭ 133 (-26.52%)
Mutual labels:  verilog, fpga
Open Register Design Tool
Tool to generate register RTL, models, and docs using SystemRDL or JSpec input
Stars: ✭ 126 (-30.39%)
Mutual labels:  verilog, fpga
Tang e203 mini
LicheeTang 蜂鸟E203 Core
Stars: ✭ 135 (-25.41%)
Mutual labels:  verilog, fpga
Symbiflow Arch Defs
FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.
Stars: ✭ 137 (-24.31%)
Mutual labels:  verilog, fpga
Wb2axip
Bus bridges and other odds and ends
Stars: ✭ 177 (-2.21%)
Mutual labels:  verilog, fpga
1-60 of 881 similar projects